Apple-2-SW/prog8
1
0
Fork 0
mirror of https://github.com/irmen/prog8.git synced 2024-11-25 04:31:20 +00:00
Code Issues Projects Releases Wiki Activity

cx16.vaddr(), vaddr_clone(), vaddr_autoincr(), vaddr_autodecr() now all reset vera's ADDRSEL back to 0 even if the configured port was 1

Browse Source
This commit is contained in:
Irmen de Jong 2024-10-30 21:40:58 +01:00
parent 73609636c5
commit 94d76aa82c
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/res/prog8lib/cx16/syslib.p8
View File

@ -737,6 +737,8 @@ asmsub vaddr(ubyte bank @A, uword address @R0, ubyte addrsel @R1, byte autoIncrO
; -- setup the VERA's data address register 0 or 1
; with optional auto increment or decrement of 1.
; Note that the vaddr_autoincr() and vaddr_autodecr() routines allow to set all possible strides, not just 1.
; Note also that the actually selected Vera port is reset to 0 on exit, even if you set port #1's address!
; (you'll have to set ADDRSEL to 1 manually again to use that port)
%asm {{
pha
lda cx16.r1
@ -752,9 +754,11 @@ asmsub vaddr(ubyte bank @A, uword address @R0, ubyte addrsel @R1, byte autoIncrO
beq +
ora #%00010000
+ sta cx16.VERA_ADDR_H
stz cx16.VERA_CTRL
rts
+ ora #%00011000
sta cx16.VERA_ADDR_H
stz cx16.VERA_CTRL
rts
}}
}
@ -774,7 +778,7 @@ asmsub vaddr_clone(ubyte port @A) clobbers (A,X,Y) {
ply
sty VERA_ADDR_H
eor #1
sta VERA_CTRL
stz VERA_CTRL
rts
}}
}
@ -791,6 +795,7 @@ asmsub vaddr_autoincr(ubyte bank @A, uword address @R0, ubyte addrsel @R1, uword
jsr _determine_incr_bits
+ ora P8ZP_SCRATCH_REG
sta cx16.VERA_ADDR_H
stz cx16.VERA_CTRL
rts
_setup sta P8ZP_SCRATCH_REG
@ -855,6 +860,7 @@ asmsub vaddr_autodecr(ubyte bank @A, uword address @R0, ubyte addrsel @R1, uword
ora #%00001000 ; autodecrement
+ ora P8ZP_SCRATCH_REG
sta cx16.VERA_ADDR_H
stz cx16.VERA_CTRL
rts
}}
}