mirror of
https://github.com/a2-4am/4cade.git
synced 2024-12-24 07:29:26 +00:00
1 line
1.6 KiB
Plaintext
1 line
1.6 KiB
Plaintext
RIPPLE
|
|
STARWHITE
|
|
SOFT.DIAGONAL
|
|
STAGGERWHITE.UD
|
|
RADIAL
|
|
STAGGER.LR
|
|
SOFT.UD
|
|
CRYSTAL
|
|
BIT.FIZZLE
|
|
MEETINTHEMIDDLE
|
|
DIAGONAL
|
|
R.BY.PIXEL
|
|
SUNRISE
|
|
SOFT.L
|
|
SUNSET
|
|
IRIS.IN
|
|
CORNER.CIRCLE
|
|
CENTER.BY.PIXEL
|
|
DIAGONAL2
|
|
RIPPLE2
|
|
PALETTE.FIZZLE
|
|
RADIAL2
|
|
SPLIT.UD.INTRO
|
|
R.BY.2
|
|
HALF.FIZZLE
|
|
RADIAL3
|
|
DIAGONAL3
|
|
BAR.DISSOLVE
|
|
R.BY.PALETTE
|
|
FOURSPIRAL
|
|
SOFT.R
|
|
IRIS
|
|
CASCADE
|
|
AND
|
|
CHECKERBOARD
|
|
LR.BY.PIXEL
|
|
RADIAL4
|
|
CHECKER.FIZZLE
|
|
STAGGERWHITE.LR
|
|
SOFT.UD.OUT
|
|
ONESQUARE
|
|
FIZZLE
|
|
STAR
|
|
DIAMOND
|
|
TWOPASS.LR
|
|
HALF.MOSAIC
|
|
RADIAL5
|
|
ARROW
|
|
FOURSQUARE
|
|
DIAGONAL4
|
|
STAGGER.UD
|
|
INTERLOCK.LR
|
|
SOFT.UD.IN
|
|
BLOCK.MOSAIC
|
|
INTERLOCK.UD
|
|
BLOCK.FIZZLE
|
|
SPIRAL
|
|
ARROW.WHITE
|
|
|
|
[eof]
|
|
|
|
#
|
|
# transition effects for HGR slideshows
|
|
#
|
|
# Each Mega-Attract Module that is an HGR slideshow (see attract.conf)
|
|
# will use a single transition effect for the length of the module.
|
|
# Transition effects are loaded in the order listed in this file. Each line
|
|
# of this file is a filename (not including comments, like this one). The
|
|
# name of the next transition effect is stored in the global prefs, so this
|
|
# file should not contain duplicates.
|
|
#
|
|
# Transition effects are binary files loaded at $6000 and called with
|
|
# hi-res page 1 showing and the next HGR graphic already loaded at $4000.
|
|
# A transition effect can use $6000-$BFFF in main memory, zero page, and
|
|
# text page if needed (but preserve the screen holes). $800-$1FFF is reserved
|
|
# for the slideshow data. LC RAM banks 1 and 2 are reserved for the launcher.
|
|
#
|
|
# Important: LC RAM bank 1 will be read/write on entry and must be read/write
|
|
# on exit. If you need ROM routines, you are responsible for switching to ROM
|
|
# then switching back to RAM bank 1 (read/write) before returning.
|
|
#
|