28 lines
1.3 KiB
Tcl
28 lines
1.3 KiB
Tcl
create_clock -period "50.0 MHz" [get_ports FPGA_CLK1_50]
|
|
create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50]
|
|
create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50]
|
|
create_clock -period "100.0 MHz" [get_pins -compatibility_mode *|h2f_user0_clk]
|
|
|
|
derive_pll_clocks
|
|
|
|
#create_generated_clock -source [get_pins -compatibility_mode {*|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] \
|
|
-name SDRAM_CLK [get_ports {SDRAM_CLK}]
|
|
|
|
derive_clock_uncertainty
|
|
|
|
#set_input_delay -max -clock SDRAM_CLK 6.4ns [get_ports SDRAM_DQ[*]]
|
|
#set_input_delay -min -clock SDRAM_CLK 3.7ns [get_ports SDRAM_DQ[*]]
|
|
|
|
#set_multicycle_path -from [get_clocks {SDRAM_CLK}] \
|
|
-to [get_clocks {*|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] \
|
|
-setup 2
|
|
|
|
#set_output_delay -max -clock SDRAM_CLK 1.6ns [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}]
|
|
#set_output_delay -min -clock SDRAM_CLK -0.9ns [get_ports {SDRAM_D* SDRAM_A* SDRAM_BA* SDRAM_n* SDRAM_CKE}]
|
|
|
|
set_false_path -from * -to [get_ports {LED_*}]
|
|
set_false_path -from * -to [get_ports {BTN_*}]
|
|
set_false_path -from * -to [get_ports {VGA_*}]
|
|
set_false_path -from * -to [get_ports {AUDIO_L}]
|
|
set_false_path -from * -to [get_ports {AUDIO_R}]
|