2010-06-10 15:34:49 +00:00
|
|
|
/*
|
|
|
|
|
AppleWin : An Apple //e emulator for Windows
|
|
|
|
|
|
2011-02-21 23:54:09 +00:00
|
|
|
Copyright (C) 2010-2011, Tom Charlesworth, Michael Pohoreski
|
2010-06-10 15:34:49 +00:00
|
|
|
|
|
|
|
|
AppleWin is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
AppleWin is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with AppleWin; if not, write to the Free Software
|
|
|
|
|
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
*/
|
|
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
typedef unsigned char u8; // TODO: change to <stdint.h> uint8_t
|
|
|
|
|
typedef unsigned short u16; // TODO: change to <stdint.h> uint16_t
|
2010-06-10 15:34:49 +00:00
|
|
|
|
2010-06-10 14:13:41 +00:00
|
|
|
// return (x < 255) ? (x+1) : 255;
|
2010-06-10 15:34:49 +00:00
|
|
|
inline u8 IncClamp8( u8 x )
|
2010-06-10 14:13:41 +00:00
|
|
|
{
|
|
|
|
|
u16 c = (~((x + 1) >> 8) & 1);
|
|
|
|
|
u8 r = x + c;
|
|
|
|
|
return r;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
// return (x > 0) ? (x-1) : 0;
|
2010-06-10 15:34:49 +00:00
|
|
|
inline u8 DecClamp8( u8 x )
|
2010-06-10 14:13:41 +00:00
|
|
|
{
|
|
|
|
|
u16 c = (~((x - 1) >> 8) & 1);
|
|
|
|
|
u8 r = x - c;
|
|
|
|
|
return r;
|
|
|
|
|
}
|
|
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
// TODO: Verify: RGBA or BGRA (.bmp format)
|
2010-06-10 14:13:41 +00:00
|
|
|
// 0 A n/a
|
|
|
|
|
// 1 B Exec
|
|
|
|
|
// 2 G Read
|
|
|
|
|
// 3 R Write
|
2016-03-21 23:48:02 +00:00
|
|
|
//
|
|
|
|
|
// 0xAARRGGBB
|
|
|
|
|
// [0] B Exec
|
|
|
|
|
// [1] G Load
|
|
|
|
|
// [2] R Store
|
|
|
|
|
// [3] A n/a
|
|
|
|
|
// RGBA r = write, g = read, b = Program Counter
|
|
|
|
|
const int HEATMAP_W_MASK = 0x00FF0000; // Red Store
|
|
|
|
|
const int HEATMAP_R_MASK = 0x0000FF00; // Green Load
|
|
|
|
|
const int HEATMAP_X_MASK = 0x000000FF; // Blue Exec
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// This is a memory heatmap
|
|
|
|
|
// FF = accessed on this clock cycle
|
|
|
|
|
// FE = accessed 1 clock cycles ago
|
|
|
|
|
// FD = accessed 2 clock cycles ago
|
|
|
|
|
// etc.
|
|
|
|
|
// Displayed as 256x256 64K memory access
|
|
|
|
|
int g_aMemoryHeatmap[ 65536 ]; // TODO: Change to <stdint.h> int32_t
|
|
|
|
|
|
|
|
|
|
#define HEATMAP_W(addr) g_aMemoryHeatmap[ addr ] |= HEATMAP_W_MASK
|
|
|
|
|
#define HEATMAP_R(addr) g_aMemoryHeatmap[ addr ] |= HEATMAP_R_MASK
|
|
|
|
|
#define HEATMAP_X(addr) g_aMemoryHeatmap[ addr ] |= HEATMAP_X_MASK
|
2010-06-10 14:13:41 +00:00
|
|
|
|
|
|
|
|
#undef READ
|
2010-06-10 15:34:49 +00:00
|
|
|
#define READ ReadByte( addr, uExecutedCycles )
|
|
|
|
|
|
|
|
|
|
inline u8 ReadByte( u16 addr, int uExecutedCycles )
|
|
|
|
|
{
|
2016-03-21 23:48:02 +00:00
|
|
|
// TODO: We should have a single g_bDebuggerActive so we can have a single implementation across ][+ //e
|
|
|
|
|
HEATMAP_R(addr);
|
|
|
|
|
|
|
|
|
|
return ((addr & 0xF000) == 0xC000)
|
|
|
|
|
? IORead[(addr>>4) & 0xFF](regs.pc,addr,0,0,uExecutedCycles)
|
|
|
|
|
: *(mem+addr);
|
2010-06-10 15:34:49 +00:00
|
|
|
}
|
2010-06-10 14:13:41 +00:00
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
#undef WRITE
|
|
|
|
|
#define WRITE(a) \
|
|
|
|
|
HEATMAP_W(addr); \
|
|
|
|
|
{ \
|
|
|
|
|
memdirty[addr >> 8] = 0xFF; \
|
|
|
|
|
LPBYTE page = memwrite[addr >> 8]; \
|
|
|
|
|
if (page) \
|
|
|
|
|
*(page+(addr & 0xFF)) = (BYTE)(a); \
|
|
|
|
|
else if ((addr & 0xF000) == 0xC000) \
|
|
|
|
|
IOWrite[(addr>>4) & 0xFF](regs.pc,addr,1,(BYTE)(a),uExecutedCycles); \
|
2010-06-10 14:13:41 +00:00
|
|
|
}
|
|
|
|
|
|
2018-02-24 15:12:40 +00:00
|
|
|
#include "CPU/cpu_instructions.inl"
|
2010-06-10 14:13:41 +00:00
|
|
|
|
|
|
|
|
//===========================================================================
|
|
|
|
|
|
|
|
|
|
// Michael's Real-Time Debugger/Visualizer CPU
|
2010-06-10 15:34:49 +00:00
|
|
|
// Based on Modified 65C02
|
2017-02-25 22:32:46 +00:00
|
|
|
static DWORD Cpu65D02(DWORD uTotalCycles, const bool bVideoUpdate)
|
2010-06-10 14:13:41 +00:00
|
|
|
{
|
2011-02-21 23:54:09 +00:00
|
|
|
// Optimisation:
|
|
|
|
|
// . Copy the global /regs/ vars to stack-based local vars
|
|
|
|
|
// (Oliver Schmidt says this gives a performance gain, see email - The real deal: "1.10.5")
|
2010-06-10 14:13:41 +00:00
|
|
|
WORD addr;
|
|
|
|
|
BOOL flagc; // must always be 0 or 1, no other values allowed
|
|
|
|
|
BOOL flagn; // must always be 0 or 0x80.
|
|
|
|
|
BOOL flagv; // any value allowed
|
|
|
|
|
BOOL flagz; // any value allowed
|
|
|
|
|
WORD temp;
|
|
|
|
|
WORD temp2;
|
|
|
|
|
WORD val;
|
|
|
|
|
AF_TO_EF
|
|
|
|
|
ULONG uExecutedCycles = 0;
|
|
|
|
|
WORD base;
|
|
|
|
|
|
|
|
|
|
do
|
|
|
|
|
{
|
|
|
|
|
UINT uExtraCycles = 0;
|
|
|
|
|
BYTE iOpcode;
|
|
|
|
|
|
2014-12-31 22:13:36 +00:00
|
|
|
// NTSC_BEGIN
|
|
|
|
|
ULONG uPreviousCycles = uExecutedCycles;
|
|
|
|
|
// NTSC_END
|
|
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
if (GetActiveCpu() == CPU_Z80)
|
2011-02-21 23:54:09 +00:00
|
|
|
{
|
|
|
|
|
const UINT uZ80Cycles = z80_mainloop(uTotalCycles, uExecutedCycles); CYC(uZ80Cycles)
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
HEATMAP_X( regs.pc );
|
|
|
|
|
|
2017-03-07 21:35:38 +00:00
|
|
|
Fetch(iOpcode, uExecutedCycles);
|
2010-06-10 14:13:41 +00:00
|
|
|
|
2010-06-10 15:34:49 +00:00
|
|
|
// INV = Invalid -> Debugger Break
|
|
|
|
|
// MSVC C PreProcessor is BROKEN... #define @ INV
|
|
|
|
|
//#define # INV
|
|
|
|
|
//#define @ Read()
|
2010-06-10 14:13:41 +00:00
|
|
|
//#define $ Store()
|
2017-03-07 21:35:38 +00:00
|
|
|
//#define $ INV // INV = Invalid -> Debugger Break
|
|
|
|
|
#define $
|
2010-06-10 14:13:41 +00:00
|
|
|
|
2010-06-10 15:34:49 +00:00
|
|
|
switch (iOpcode)
|
|
|
|
|
{
|
|
|
|
|
// TODO Optimization Note: ?? Move CYC(#) to array ??
|
|
|
|
|
|
2016-03-21 23:48:02 +00:00
|
|
|
// Version 2 opcode: $ AM Instruction // $=DebugBreak AM=AddressingMode
|
|
|
|
|
//! ! ! ! ! ! // Tab-Stops
|
|
|
|
|
case 0x00: BRK CYC(7) break;
|
|
|
|
|
case 0x01: idx ORA CYC(6) break;
|
|
|
|
|
case 0x02: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0x03: $ NOP CYC(2) break;
|
|
|
|
|
case 0x04: ZPG TSB CYC(5) break;
|
|
|
|
|
case 0x05: ZPG ORA CYC(3) break;
|
|
|
|
|
case 0x06: ZPG ASLc CYC(5) break;
|
|
|
|
|
case 0x07: $ NOP CYC(2) break;
|
|
|
|
|
case 0x08: PHP CYC(3) break;
|
|
|
|
|
case 0x09: IMM ORA CYC(2) break;
|
|
|
|
|
case 0x0A: asl CYC(2) break;
|
|
|
|
|
case 0x0B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x0C: ABS TSB CYC(6) break;
|
|
|
|
|
case 0x0D: ABS ORA CYC(4) break;
|
|
|
|
|
case 0x0E: ABS ASLc CYC(6) break;
|
|
|
|
|
case 0x0F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x10: REL BPL CYC(2) break;
|
|
|
|
|
case 0x11: INDY_OPT ORA CYC(5) break;
|
|
|
|
|
case 0x12: izp ORA CYC(5) break;
|
|
|
|
|
case 0x13: $ NOP CYC(2) break;
|
|
|
|
|
case 0x14: ZPG TRB CYC(5) break;
|
|
|
|
|
case 0x15: zpx ORA CYC(4) break;
|
|
|
|
|
case 0x16: zpx ASLc CYC(6) break;
|
|
|
|
|
case 0x17: $ NOP CYC(2) break;
|
|
|
|
|
case 0x18: CLC CYC(2) break;
|
|
|
|
|
case 0x19: ABSY_OPT ORA CYC(4) break;
|
|
|
|
|
case 0x1A: INA CYC(2) break;
|
|
|
|
|
case 0x1B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x1C: ABS TRB CYC(6) break;
|
|
|
|
|
case 0x1D: ABSX_OPT ORA CYC(4) break;
|
|
|
|
|
case 0x1E: ABSX_OPT ASLc CYC(6) break;
|
|
|
|
|
case 0x1F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x20: ABS JSR CYC(6) break;
|
|
|
|
|
case 0x21: idx AND CYC(6) break;
|
|
|
|
|
case 0x22: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0x23: $ NOP CYC(2) break;
|
|
|
|
|
case 0x24: ZPG BIT CYC(3) break;
|
|
|
|
|
case 0x25: ZPG AND CYC(3) break;
|
|
|
|
|
case 0x26: ZPG ROLc CYC(5) break;
|
|
|
|
|
case 0x27: $ NOP CYC(2) break;
|
|
|
|
|
case 0x28: PLP CYC(4) break;
|
|
|
|
|
case 0x29: IMM AND CYC(2) break;
|
|
|
|
|
case 0x2A: rol CYC(2) break;
|
|
|
|
|
case 0x2B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x2C: ABS BIT CYC(4) break;
|
|
|
|
|
case 0x2D: ABS AND CYC(2) break;
|
|
|
|
|
case 0x2E: ABS ROLc CYC(6) break;
|
|
|
|
|
case 0x2F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x30: REL BMI CYC(2) break;
|
|
|
|
|
case 0x31: INDY_OPT AND CYC(5) break;
|
|
|
|
|
case 0x32: izp AND CYC(5) break;
|
|
|
|
|
case 0x33: $ NOP CYC(2) break;
|
|
|
|
|
case 0x34: zpx BIT CYC(4) break;
|
|
|
|
|
case 0x35: zpx AND CYC(4) break;
|
|
|
|
|
case 0x36: zpx ROLc CYC(6) break;
|
|
|
|
|
case 0x37: $ NOP CYC(2) break;
|
|
|
|
|
case 0x38: SEC CYC(2) break;
|
|
|
|
|
case 0x39: ABSY_OPT AND CYC(4) break;
|
|
|
|
|
case 0x3A: DEA CYC(2) break;
|
|
|
|
|
case 0x3B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x3C: ABSX_OPT BIT CYC(4) break;
|
|
|
|
|
case 0x3D: ABSX_OPT AND CYC(4) break;
|
|
|
|
|
case 0x3E: ABSX_OPT ROLc CYC(6) break;
|
|
|
|
|
case 0x3F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x40: RTI CYC(6) DoIrqProfiling(uExecutedCycles); break;
|
|
|
|
|
case 0x41: idx EOR CYC(6) break;
|
|
|
|
|
case 0x42: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0x43: $ NOP CYC(2) break;
|
|
|
|
|
case 0x44: $ ZPG NOP CYC(3) break;
|
|
|
|
|
case 0x45: ZPG EOR CYC(3) break;
|
|
|
|
|
case 0x46: ZPG LSRc CYC(5) break;
|
|
|
|
|
case 0x47: $ NOP CYC(2) break;
|
|
|
|
|
case 0x48: PHA CYC(3) break;
|
|
|
|
|
case 0x49: IMM EOR CYC(2) break;
|
|
|
|
|
case 0x4A: lsr CYC(2) break;
|
|
|
|
|
case 0x4B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x4C: ABS JMP CYC(3) break;
|
|
|
|
|
case 0x4D: ABS EOR CYC(4) break;
|
|
|
|
|
case 0x4E: ABS LSRc CYC(6) break;
|
|
|
|
|
case 0x4F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x50: REL BVC CYC(2) break;
|
|
|
|
|
case 0x51: INDY_OPT EOR CYC(5) break;
|
|
|
|
|
case 0x52: izp EOR CYC(5) break;
|
|
|
|
|
case 0x53: $ NOP CYC(2) break;
|
|
|
|
|
case 0x54: $ zpx NOP CYC(4) break;
|
|
|
|
|
case 0x55: zpx EOR CYC(4) break;
|
|
|
|
|
case 0x56: zpx LSRc CYC(6) break;
|
|
|
|
|
case 0x57: $ NOP CYC(2) break;
|
|
|
|
|
case 0x58: CLI CYC(2) break;
|
|
|
|
|
case 0x59: ABSY_OPT EOR CYC(4) break;
|
|
|
|
|
case 0x5A: PHY CYC(3) break;
|
|
|
|
|
case 0x5B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x5C: $ ABSX_OPT NOP CYC(8) break;
|
|
|
|
|
case 0x5D: ABSX_OPT EOR CYC(4) break;
|
|
|
|
|
case 0x5E: ABSX_OPT LSRc CYC(6) break;
|
|
|
|
|
case 0x5F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x60: RTS CYC(6) break;
|
|
|
|
|
case 0x61: idx ADCc CYC(6) break;
|
|
|
|
|
case 0x62: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0x63: $ NOP CYC(2) break;
|
|
|
|
|
case 0x64: ZPG STZ CYC(3) break;
|
|
|
|
|
case 0x65: ZPG ADCc CYC(3) break;
|
|
|
|
|
case 0x66: ZPG RORc CYC(5) break;
|
|
|
|
|
case 0x67: $ NOP CYC(2) break;
|
|
|
|
|
case 0x68: PLA CYC(4) break;
|
|
|
|
|
case 0x69: IMM ADCc CYC(2) break;
|
|
|
|
|
case 0x6A: ror CYC(2) break;
|
|
|
|
|
case 0x6B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x6C: IABS_CMOS JMP CYC(6) break;
|
|
|
|
|
case 0x6D: ABS ADCc CYC(4) break;
|
|
|
|
|
case 0x6E: ABS RORc CYC(6) break;
|
|
|
|
|
case 0x6F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x70: REL BVS CYC(2) break;
|
|
|
|
|
case 0x71: INDY_OPT ADCc CYC(5) break;
|
|
|
|
|
case 0x72: izp ADCc CYC(5) break;
|
|
|
|
|
case 0x73: $ NOP CYC(2) break;
|
|
|
|
|
case 0x74: zpx STZ CYC(4) break;
|
|
|
|
|
case 0x75: zpx ADCc CYC(4) break;
|
|
|
|
|
case 0x76: zpx RORc CYC(6) break;
|
|
|
|
|
case 0x77: $ NOP CYC(2) break;
|
|
|
|
|
case 0x78: SEI CYC(2) break;
|
|
|
|
|
case 0x79: ABSY_OPT ADCc CYC(4) break;
|
|
|
|
|
case 0x7A: PLY CYC(4) break;
|
|
|
|
|
case 0x7B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x7C: IABSX JMP CYC(6) break;
|
|
|
|
|
case 0x7D: ABSX_OPT ADCc CYC(4) break;
|
|
|
|
|
case 0x7E: ABSX_OPT RORc CYC(6) break;
|
|
|
|
|
case 0x7F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x80: REL BRA CYC(2) break;
|
|
|
|
|
case 0x81: idx STA CYC(6) break;
|
|
|
|
|
case 0x82: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0x83: $ NOP CYC(2) break;
|
|
|
|
|
case 0x84: ZPG STY CYC(3) break;
|
|
|
|
|
case 0x85: ZPG STA CYC(3) break;
|
|
|
|
|
case 0x86: ZPG STX CYC(3) break;
|
|
|
|
|
case 0x87: $ NOP CYC(2) break;
|
|
|
|
|
case 0x88: DEY CYC(2) break;
|
|
|
|
|
case 0x89: IMM BITI CYC(2) break;
|
|
|
|
|
case 0x8A: TXA CYC(2) break;
|
|
|
|
|
case 0x8B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x8C: ABS STY CYC(4) break;
|
|
|
|
|
case 0x8D: ABS STA CYC(4) break;
|
|
|
|
|
case 0x8E: ABS STX CYC(4) break;
|
|
|
|
|
case 0x8F: $ NOP CYC(2) break;
|
|
|
|
|
case 0x90: REL BCC CYC(2) break;
|
|
|
|
|
case 0x91: INDY_CONST STA CYC(6) break;
|
|
|
|
|
case 0x92: izp STA CYC(5) break;
|
|
|
|
|
case 0x93: $ NOP CYC(2) break;
|
|
|
|
|
case 0x94: zpx STY CYC(4) break;
|
|
|
|
|
case 0x95: zpx STA CYC(4) break;
|
|
|
|
|
case 0x96: zpy STX CYC(4) break;
|
|
|
|
|
case 0x97: $ NOP CYC(2) break;
|
|
|
|
|
case 0x98: TYA CYC(2) break;
|
|
|
|
|
case 0x99: ABSY_CONST STA CYC(5) break;
|
|
|
|
|
case 0x9A: TXS CYC(2) break;
|
|
|
|
|
case 0x9B: $ NOP CYC(2) break;
|
|
|
|
|
case 0x9C: ABS STZ CYC(4) break;
|
|
|
|
|
case 0x9D: ABSX_CONST STA CYC(5) break;
|
|
|
|
|
case 0x9E: ABSX_CONST STZ CYC(5) break;
|
|
|
|
|
case 0x9F: $ NOP CYC(2) break;
|
|
|
|
|
case 0xA0: IMM LDY CYC(2) break;
|
|
|
|
|
case 0xA1: idx LDA CYC(6) break;
|
|
|
|
|
case 0xA2: IMM LDX CYC(2) break;
|
|
|
|
|
case 0xA3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xA4: ZPG LDY CYC(3) break;
|
|
|
|
|
case 0xA5: ZPG LDA CYC(3) break;
|
|
|
|
|
case 0xA6: ZPG LDX CYC(3) break;
|
|
|
|
|
case 0xA7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xA8: TAY CYC(2) break;
|
|
|
|
|
case 0xA9: IMM LDA CYC(2) break;
|
|
|
|
|
case 0xAA: TAX CYC(2) break;
|
|
|
|
|
case 0xAB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xAC: ABS LDY CYC(4) break;
|
|
|
|
|
case 0xAD: ABS LDA CYC(4) break;
|
|
|
|
|
case 0xAE: ABS LDX CYC(4) break;
|
|
|
|
|
case 0xAF: $ NOP CYC(2) break;
|
|
|
|
|
case 0xB0: REL BCS CYC(2) break;
|
|
|
|
|
case 0xB1: INDY_OPT LDA CYC(5) break;
|
|
|
|
|
case 0xB2: izp LDA CYC(5) break;
|
|
|
|
|
case 0xB3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xB4: zpx LDY CYC(4) break;
|
|
|
|
|
case 0xB5: zpx LDA CYC(4) break;
|
|
|
|
|
case 0xB6: zpy LDX CYC(4) break;
|
|
|
|
|
case 0xB7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xB8: CLV CYC(2) break;
|
|
|
|
|
case 0xB9: ABSY_OPT LDA CYC(4) break;
|
|
|
|
|
case 0xBA: TSX CYC(2) break;
|
|
|
|
|
case 0xBB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xBC: ABSX_OPT LDY CYC(4) break;
|
|
|
|
|
case 0xBD: ABSX_OPT LDA CYC(4) break;
|
|
|
|
|
case 0xBE: ABSY_OPT LDX CYC(4) break;
|
|
|
|
|
case 0xBF: $ NOP CYC(2) break;
|
|
|
|
|
case 0xC0: IMM CPY CYC(2) break;
|
|
|
|
|
case 0xC1: idx CMP CYC(6) break;
|
|
|
|
|
case 0xC2: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0xC3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xC4: ZPG CPY CYC(3) break;
|
|
|
|
|
case 0xC5: ZPG CMP CYC(3) break;
|
|
|
|
|
case 0xC6: ZPG DEC CYC(5) break;
|
|
|
|
|
case 0xC7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xC8: INY CYC(2) break;
|
|
|
|
|
case 0xC9: IMM CMP CYC(2) break;
|
|
|
|
|
case 0xCA: DEX CYC(2) break;
|
|
|
|
|
case 0xCB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xCC: ABS CPY CYC(4) break;
|
|
|
|
|
case 0xCD: ABS CMP CYC(4) break;
|
|
|
|
|
case 0xCE: ABS DEC CYC(6) break;
|
|
|
|
|
case 0xCF: $ NOP CYC(2) break;
|
|
|
|
|
case 0xD0: REL BNE CYC(2) break;
|
|
|
|
|
case 0xD1: INDY_OPT CMP CYC(5) break;
|
|
|
|
|
case 0xD2: izp CMP CYC(5) break;
|
|
|
|
|
case 0xD3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xD4: $ zpx NOP CYC(4) break;
|
|
|
|
|
case 0xD5: zpx CMP CYC(4) break;
|
|
|
|
|
case 0xD6: zpx DEC CYC(6) break;
|
|
|
|
|
case 0xD7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xD8: CLD CYC(2) break;
|
|
|
|
|
case 0xD9: ABSY_OPT CMP CYC(4) break;
|
|
|
|
|
case 0xDA: PHX CYC(3) break;
|
|
|
|
|
case 0xDB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xDC: $ ABSX_OPT NOP CYC(4) break;
|
|
|
|
|
case 0xDD: ABSX_OPT CMP CYC(4) break;
|
|
|
|
|
case 0xDE: ABSX_CONST DEC CYC(7) break;
|
|
|
|
|
case 0xDF: $ NOP CYC(2) break;
|
|
|
|
|
case 0xE0: IMM CPX CYC(2) break;
|
|
|
|
|
case 0xE1: idx SBCc CYC(6) break;
|
|
|
|
|
case 0xE2: $ IMM NOP CYC(2) break;
|
|
|
|
|
case 0xE3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xE4: ZPG CPX CYC(3) break;
|
|
|
|
|
case 0xE5: ZPG SBCc CYC(3) break;
|
|
|
|
|
case 0xE6: ZPG INC CYC(5) break;
|
|
|
|
|
case 0xE7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xE8: INX CYC(2) break;
|
|
|
|
|
case 0xE9: IMM SBCc CYC(2) break;
|
|
|
|
|
case 0xEA: NOP CYC(2) break;
|
|
|
|
|
case 0xEB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xEC: ABS CPX CYC(4) break;
|
|
|
|
|
case 0xED: ABS SBCc CYC(4) break;
|
|
|
|
|
case 0xEE: ABS INC CYC(6) break;
|
|
|
|
|
case 0xEF: $ NOP CYC(2) break;
|
|
|
|
|
case 0xF0: REL BEQ CYC(2) break;
|
|
|
|
|
case 0xF1: INDY_OPT SBCc CYC(5) break;
|
|
|
|
|
case 0xF2: izp SBCc CYC(5) break;
|
|
|
|
|
case 0xF3: $ NOP CYC(2) break;
|
|
|
|
|
case 0xF4: $ zpx NOP CYC(4) break;
|
|
|
|
|
case 0xF5: zpx SBCc CYC(4) break;
|
|
|
|
|
case 0xF6: zpx INC CYC(6) break;
|
|
|
|
|
case 0xF7: $ NOP CYC(2) break;
|
|
|
|
|
case 0xF8: SED CYC(2) break;
|
|
|
|
|
case 0xF9: ABSY_OPT SBCc CYC(4) break;
|
|
|
|
|
case 0xFA: PLX CYC(4) break;
|
|
|
|
|
case 0xFB: $ NOP CYC(2) break;
|
|
|
|
|
case 0xFC: $ ABSX_OPT NOP CYC(4) break;
|
|
|
|
|
case 0xFD: ABSX_OPT SBCc CYC(4) break;
|
|
|
|
|
case 0xFE: ABSX_CONST INC CYC(7) break;
|
|
|
|
|
case 0xFF: $ NOP CYC(2) break;
|
2010-06-10 14:13:41 +00:00
|
|
|
}
|
2010-06-10 15:34:49 +00:00
|
|
|
#undef $
|
2010-06-10 14:13:41 +00:00
|
|
|
|
2016-11-14 22:23:30 +00:00
|
|
|
CheckInterruptSources(uExecutedCycles);
|
|
|
|
|
NMI(uExecutedCycles, flagc, flagn, flagv, flagz);
|
|
|
|
|
IRQ(uExecutedCycles, flagc, flagn, flagv, flagz);
|
|
|
|
|
|
2014-12-31 22:13:36 +00:00
|
|
|
// NTSC_BEGIN
|
2017-02-25 22:32:46 +00:00
|
|
|
if (bVideoUpdate)
|
2016-05-17 21:03:45 +00:00
|
|
|
{
|
|
|
|
|
ULONG uElapsedCycles = uExecutedCycles - uPreviousCycles;
|
|
|
|
|
NTSC_VideoUpdateCycles( uElapsedCycles );
|
|
|
|
|
}
|
2014-12-31 22:13:36 +00:00
|
|
|
// NTSC_END
|
|
|
|
|
|
2010-06-10 14:13:41 +00:00
|
|
|
} while (uExecutedCycles < uTotalCycles);
|
|
|
|
|
|
2011-02-21 23:54:09 +00:00
|
|
|
EF_TO_AF // Emulator Flags to Apple Flags
|
|
|
|
|
|
2010-06-10 14:13:41 +00:00
|
|
|
return uExecutedCycles;
|
|
|
|
|
}
|
