mirror of
https://github.com/AppleWin/AppleWin.git
synced 2026-04-20 00:17:16 +00:00
Serial-over-TCP: Receive wasn't setting the ASIC's Status register's interrupt bit. (Fix #308)
This commit is contained in:
@@ -401,6 +401,7 @@ void CSuperSerialCard::CommTcpSerialReceive()
|
||||
if (m_bRxIrqEnabled && !m_qTcpSerialBuffer.empty())
|
||||
{
|
||||
CpuIrqAssert(IS_SSC);
|
||||
m_vbRxIrqPending = true;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user