Apple-2gs-SW/MiniMemoryTester
1
0
Fork 0
mirror of https://github.com/digarok/MiniMemoryTester.git synced 2024-06-07 04:29:27 +00:00
Code Issues Projects Releases Wiki Activity

better status update interval logic

Browse Source
This commit is contained in:
Dagen Brock 2015-10-11 14:52:31 -05:00
parent 558aa22306
commit 770d666d28
1 changed files with 33 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
src/mmt.s
View File

@ -150,6 +150,7 @@ TestInit
sei ; disable interrupts sei ; disable interrupts
stz _testErrors stz _testErrors
stz _testIteration stz _testIteration
inc _testIteration ;actually, set to 1. let test passes be indicated in natural numbers. see, i'm not such a bad guy.
stz _testIteration+1 stz _testIteration+1
stz _testState stz _testState
@ -190,7 +191,8 @@ KeyHandled
bcc :testComplete bcc :testComplete
:infiniteIterations jmp TestMasterLoop :infiniteIterations jmp TestMasterLoop
TestAbort TestAbort
:testComplete sep #$10 :testComplete jsr TestForceUpdateStatus
sep #$10
jsr LogTestDone jsr LogTestDone
rts rts
Mesg_Done asc "DONE WITH TEST",$8D,00 Mesg_Done asc "DONE WITH TEST",$8D,00
@ -389,13 +391,29 @@ TestLogError PushAll
*Mesg_Error0 asc "Wrote: $00 %12345678 Read: $00 %12345678" *Mesg_Error0 asc "Wrote: $00 %12345678 Read: $00 %12345678"
TestRollBack
lda TestDirection
eor #$01
sta TestDirection
jsr TestAdvanceLocation
lda TestDirection
eor #$01
sta TestDirection
rts
TestForceUpdateStatus PushAll TestForceUpdateStatus PushAll
stx _stash stx _stash
bra :print bra :print
TestUpdateStatus PushAll TestUpdateStatus PushAll
stx _stash ; save real X stx _stash ; save real X
lda _stash ;get low byte ldy _updateTick
bne :noprint dey
sty _updateTick
bne :noprint
ldy #_updateInterval
sty _updateTick
:print sep #$10 ;in case? there was a sec xce combo here :print sep #$10 ;in case? there was a sec xce combo here
GOXY #66;#12 GOXY #66;#12
lda CurBank lda CurBank
@ -411,7 +429,8 @@ TestUpdateStatus PushAll
:noprint PopAll :noprint PopAll
rts rts
_updateTick dw #_updateInterval
_updateInterval = #$0100
@ -722,7 +741,10 @@ _readerror16 sep #$20
mx %10 mx %10
TestAdvanceLocation lda TestDirection TestAdvanceLocation
lda TestDirection
bne :dn bne :dn
:up lda TestSize16Bit :up lda TestSize16Bit
beq :up8 beq :up8
@ -737,13 +759,16 @@ TestAdvanceLocation lda TestDirection
beq :dn8 beq :dn8
:dn16 cpx #0 :dn16 cpx #0
beq :hitBankBoundry beq :hitBankBoundry
dex dex ;
cpx #0
beq :hitBankBoundryTest ;we still need to test in this case. side effect of odd start/ends
bra :testStartAddr
:dn8 cpx #0 :dn8 cpx #0
beq :hitBankBoundry beq :hitBankBoundry
dex dex
cpx StartAddr :testStartAddr cpx StartAddr
bcc :done bcc :done
clc :hitBankBoundryTest clc
rts rts
:done :done
:hitBankBoundry sec :hitBankBoundry sec