Macintosh-HW
/
68030tk
mirror of https://github.com/kr239/68030tk.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
68030tk/Logic/68030_tk.rpt

1981 lines
85 KiB
Plaintext
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

|--------------------------------------------|
|- ispLEVER Fitter Report File -|
|- Version 2.0.00.17.20.15 -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|
Project_Summary
~~~~~~~~~~~~~~~
Project Name : 68030_tk
Project Path : C:\Users\Matze\Documents\GitHub\68030tk\Logic
Project Fitted on : Fri Aug 19 00:20:46 2016
Device : M4A5-128/64
Package : 100TQFP
Speed : -10
Partnumber : M4A5-128/64-10VC
Source Format : Pure_VHDL
// Project '68030_tk' was Fitted Successfully! //
Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC 0 sec
Partition 0 sec
Place 0 sec
Route 0 sec
Jedec/Report generation 0 sec
--------
Fitter 00:00:00
Design_Summary
~~~~~~~~~~~~~~
Total Input Pins : 24
Total Output Pins : 19
Total Bidir I/O Pins : 18
Total Flip-Flops : 89
Total Product Terms : 251
Total Reserved Pins : 0
Total Reserved Blocks : 0
Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
Total
Available Used Available Utilization
Dedicated Pins
Input-Only Pins 2 2 0 --> 100%
Clock/Input Pins 4 4 0 --> 100%
I/O Pins 64 55 9 --> 85%
Logic Macrocells 128 116 12 --> 90%
Input Registers 64 0 64 --> 0%
Unusable Macrocells .. 0 ..
CSM Outputs/Total Block Inputs 264 237 27 --> 89%
Logical Product Terms 640 251 389 --> 39%
Product Term Clusters 128 54 74 --> 42%

Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
# of PT
I/O Inp Macrocells Macrocells logic clusters
Fanin Pins Reg Used Unusable available PTs available Pwr
---------------------------------------------------------------------------------
Maximum 33 8 8 -- -- 16 80 16 -
---------------------------------------------------------------------------------
Block A 28 8 0 16 0 0 42 7 Lo
Block B 26 8 0 16 0 0 46 5 Lo
Block C 28 7 0 16 0 0 25 12 Lo
Block D 31 8 0 16 0 0 28 9 Lo
Block E 33 4 0 10 0 6 12 14 Lo
Block F 31 5 0 16 0 0 56 2 Lo
Block G 28 7 0 16 0 0 25 10 Lo
Block H 32 8 0 10 0 6 17 13 Lo
---------------------------------------------------------------------------------
<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
Lo = Low.

Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment : Yes
Group Assignment : No
Pin Reservation : No (1)
Block Reservation : No
@Ignore_Project_Constraints :
Pin Assignments : No
Keep Block Assignment --
Keep Segment Assignment --
Group Assignments : No
Macrocell Assignment : No
Keep Block Assignment --
Keep Segment Assignment --
@Backannotate_Project_Constraints
Pin Assignments : No
Pin And Block Assignments : No
Pin, Macrocell and Block : No
@Timing_Constraints : No
@Global_Project_Optimization :
Balanced Partitioning : Yes
Spread Placement : Yes
Note :
Pack Design :
Balanced Partitioning = No
Spread Placement = No
Spread Design :
Balanced Partitioning = Yes
Spread Placement = Yes
@Logic_Synthesis :
Logic Reduction : Yes
Node Collapsing : Yes
D/T Synthesis : Yes
Clock Optimization : No
Input Register Optimization : Yes
XOR Synthesis : Yes
Max. P-Term for Collapsing : 16
Max. P-Term for Splitting : 16
Max. Equation Fanin : 32
Keep Xor : Yes
@Utilization_options
Max. % of macrocells used : 100
Max. % of block inputs used : 100
Max. % of segment lines used : ---
Max. % of macrocells used : ---
@Import_Source_Constraint_Option No
@Zero_Hold_Time Yes
@Pull_up Yes
@User_Signature #H0
@Output_Slew_Rate Default = Slow(2)
@Power Default = High(2)
Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
Bidir and Burried Signal Lists.

Pinout_Listing
~~~~~~~~~~~~~~
| Pin |Blk |Assigned|
Pin No| Type |Pad |Pin | Signal name
---------------------------------------------------------------
1 | GND | | |
2 | JTAG | | |
3 | I_O | B7 | * |RESET
4 | I_O | B6 | * |AHIGH_31_
5 | I_O | B5 | * |AHIGH_30_
6 | I_O | B4 | * |AHIGH_29_
7 | I_O | B3 | * |IPL_030_1_
8 | I_O | B2 | * |IPL_030_0_
9 | I_O | B1 | * |IPL_030_2_
10 | I_O | B0 | * |CLK_EXP
11 | CkIn | | * |CLK_000
12 | Vcc | | |
13 | GND | | |
14 | CkIn | | * |nEXP_SPACE
15 | I_O | C0 | * |AHIGH_28_
16 | I_O | C1 | * |AHIGH_27_
17 | I_O | C2 | * |AHIGH_26_
18 | I_O | C3 | * |AHIGH_25_
19 | I_O | C4 | * |AHIGH_24_
20 | I_O | C5 | * |AMIGA_BUS_ENABLE_LOW
21 | I_O | C6 | * |BG_030
22 | I_O | C7 | |
23 | JTAG | | |
24 | JTAG | | |
25 | GND | | |
26 | GND | | |
27 | GND | | |
28 | I_O | D7 | * |BGACK_000
29 | I_O | D6 | * |BG_000
30 | I_O | D5 | * |DTACK
31 | I_O | D4 | * |LDS_000
32 | I_O | D3 | * |UDS_000
33 | I_O | D2 | * |AMIGA_ADDR_ENABLE
34 | I_O | D1 | * |AMIGA_BUS_ENABLE_HIGH
35 | I_O | D0 | * |VMA
36 | Inp | | * |VPA
37 | Vcc | | |
38 | GND | | |
39 | GND | | |
40 | Vcc | | |
41 | I_O | E0 | * |BERR
42 | I_O | E1 | * |AS_000
43 | I_O | E2 | |
44 | I_O | E3 | |
45 | I_O | E4 | |
46 | I_O | E5 | |
47 | I_O | E6 | * |CIIN
48 | I_O | E7 | * |AMIGA_BUS_DATA_DIR
49 | GND | | |
50 | GND | | |
51 | GND | | |
52 | JTAG | | |
53 | I_O | F7 | |
54 | I_O | F6 | |
55 | I_O | F5 | |
56 | I_O | F4 | * |IPL_1_
57 | I_O | F3 | * |FC_0_
58 | I_O | F2 | * |FC_1_
59 | I_O | F1 | * |A_DECODE_17_
60 | I_O | F0 | * |A_1_
61 | CkIn | | * |CLK_OSZI
62 | Vcc | | |
63 | GND | | |
64 | CkIn | | * |CLK_030
65 | I_O | G0 | * |CLK_DIV_OUT
66 | I_O | G1 | * |E
67 | I_O | G2 | * |IPL_0_
68 | I_O | G3 | * |IPL_2_
69 | I_O | G4 | * |A_0_
70 | I_O | G5 | * |SIZE_0_
71 | I_O | G6 | * |RW
72 | I_O | G7 | |
73 | JTAG | | |
74 | JTAG | | |
75 | GND | | |
76 | GND | | |
77 | GND | | |
78 | I_O | H7 | * |FPU_CS
79 | I_O | H6 | * |SIZE_1_
80 | I_O | H5 | * |RW_000
81 | I_O | H4 | * |DSACK1
82 | I_O | H3 | * |AS_030
83 | I_O | H2 | * |BGACK_030
84 | I_O | H1 | * |A_DECODE_22_
85 | I_O | H0 | * |A_DECODE_23_
86 | Inp | | * |RST
87 | Vcc | | |
88 | GND | | |
89 | GND | | |
90 | Vcc | | |
91 | I_O | A0 | * |FPU_SENSE
92 | I_O | A1 | * |AVEC
93 | I_O | A2 | * |A_DECODE_20_
94 | I_O | A3 | * |A_DECODE_21_
95 | I_O | A4 | * |A_DECODE_18_
96 | I_O | A5 | * |A_DECODE_16_
97 | I_O | A6 | * |A_DECODE_19_
98 | I_O | A7 | * |DS_030
99 | GND | | |
100 | GND | | |
---------------------------------------------------------------------------
<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type :
CkIn : Dedicated input or clock pin
CLK : Dedicated clock pin
INP : Dedicated input pin
JTAG : JTAG Control and test pin
NC : No connected

Input_Signal_List
~~~~~~~~~~~~~~~~~
P R
Pin r e O Input
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
60 F . I/O -BC----- Low Slow A_1_
96 A . I/O --C-E--H Low Slow A_DECODE_16_
59 F . I/O --C-E--H Low Slow A_DECODE_17_
95 A . I/O --C-E--H Low Slow A_DECODE_18_
97 A . I/O --C-E--H Low Slow A_DECODE_19_
93 A . I/O ----E--- Low Slow A_DECODE_20_
94 A . I/O ----E--- Low Slow A_DECODE_21_
84 H . I/O ----E--- Low Slow A_DECODE_22_
85 H . I/O ----E--- Low Slow A_DECODE_23_
28 D . I/O ----E--H Low Slow BGACK_000
21 C . I/O ---D---- Low Slow BG_030
30 D . I/O --C----- Low Slow DTACK
57 F . I/O --C-E--H Low Slow FC_0_
58 F . I/O --C-E--H Low Slow FC_1_
91 A . I/O ----E--H Low Slow FPU_SENSE
67 G . I/O -B-D---- Low Slow IPL_0_
56 F . I/O -B---F-- Low Slow IPL_1_
68 G . I/O -B------ Low Slow IPL_2_
11 . . Ck/I ---D--G- - Slow CLK_000
14 . . Ck/I ABCDEFGH - Slow nEXP_SPACE
36 . . Ded A------- - Slow VPA
61 . . Ck/I ABCDEFGH - Slow CLK_OSZI
64 . . Ck/I A------H - Slow CLK_030
86 . . Ded ABCD-FGH - Slow RST
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Output_Signal_List
~~~~~~~~~~~~~~~~~~
P R
Pin r e O Output
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
33 D 1 COM -------- Low Fast AMIGA_ADDR_ENABLE
48 E 2 COM -------- Low Fast AMIGA_BUS_DATA_DIR
34 D 3 COM -------- Low Fast AMIGA_BUS_ENABLE_HIGH
20 C 1 COM -------- Low Fast AMIGA_BUS_ENABLE_LOW
92 A 1 COM -------- Low Slow AVEC
83 H 3 DFF * * -------- Low Slow BGACK_030
29 D 2 DFF * * -------- Low Slow BG_000
47 E 1 COM -------- Low Slow CIIN
65 G 1 DFF * * -------- Low Fast CLK_DIV_OUT
10 B 1 DFF * * -------- Low Fast CLK_EXP
81 H 4 DFF * * -------- Low Slow DSACK1
98 A 1 COM -------- Low Slow DS_030
66 G 2 COM -------- Low Slow E
78 H 1 COM -------- Low Fast FPU_CS
8 B 10 DFF * * -------- Low Slow IPL_030_0_
7 B 10 DFF * * -------- Low Slow IPL_030_1_
9 B 10 DFF * * -------- Low Slow IPL_030_2_
3 B 1 COM -------- Low Slow RESET
35 D 3 TFF * * -------- Low Slow VMA
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Bidir_Signal_List
~~~~~~~~~~~~~~~~~
P R
Pin r e O Bidir
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
19 C 1 COM ----E--- Low Slow AHIGH_24_
18 C 1 COM ----E--- Low Slow AHIGH_25_
17 C 1 COM ----E--- Low Slow AHIGH_26_
16 C 1 COM ----E--- Low Slow AHIGH_27_
15 C 1 COM ----E--- Low Slow AHIGH_28_
6 B 1 COM ----E--- Low Slow AHIGH_29_
5 B 1 COM ----E--- Low Slow AHIGH_30_
4 B 1 COM ----E--- Low Slow AHIGH_31_
42 E 1 COM A---E--H Low Slow AS_000
82 H 1 COM ----E--H Low Slow AS_030
69 G 3 DFF * * AB------ Low Slow A_0_
41 E 1 COM --C--FGH Low Slow BERR
31 D 1 COM A-----G- Low Slow LDS_000
71 G 2 DFF * * -----F-H Low Slow RW
80 H 3 DFF * * A---E-G- Low Slow RW_000
70 G 1 COM A------- Low Slow SIZE_0_
79 H 1 COM A------- Low Slow SIZE_1_
32 D 1 COM A-----G- Low Slow UDS_000
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Buried_Signal_List
~~~~~~~~~~~~~~~~~~
P R
Pin r e O Node
#Mc Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
E10 E 2 COM ----E--- Low Slow CIIN_0
G13 G 1 DFF * * --CD---- Low Slow CLK_000_D_0_
G15 G 1 DFF * * -------H Low Slow CLK_000_D_10_
H10 H 1 DFF * * -------H Low Slow CLK_000_D_11_
H2 H 1 DFF * * -------H Low Slow CLK_000_D_12_
C6 C 1 DFF * * ---D--G- Low Slow CLK_000_D_1_
G11 G 1 DFF * * ------G- Low Slow CLK_000_D_2_
G7 G 1 DFF * * --C----- Low Slow CLK_000_D_3_
C11 C 1 DFF * * ----E--- Low Slow CLK_000_D_4_
E13 E 1 DFF * * -B------ Low Slow CLK_000_D_5_
B11 B 1 DFF * * ------G- Low Slow CLK_000_D_6_
G3 G 1 DFF * * -B------ Low Slow CLK_000_D_7_
B7 B 1 DFF * * ---D---- Low Slow CLK_000_D_8_
D11 D 1 DFF * * ------G- Low Slow CLK_000_D_9_
D2 D 1 DFF * * --C-EF-- Low Slow CLK_000_N_SYNC_0_
C14 C 1 DFF * * --C----- Low Slow CLK_000_N_SYNC_10_
C10 C 1 DFF * * ---D---- Low Slow CLK_000_N_SYNC_11_
D13 D 1 DFF * * ---DEF-- Low Slow CLK_000_N_SYNC_12_
E9 E 1 DFF * * A------- Low Slow CLK_000_N_SYNC_1_
A3 A 1 DFF * * -----F-- Low Slow CLK_000_N_SYNC_2_
F7 F 1 DFF * * A------- Low Slow CLK_000_N_SYNC_3_
A14 A 1 DFF * * A------- Low Slow CLK_000_N_SYNC_4_
A6 A 1 DFF * * -B------ Low Slow CLK_000_N_SYNC_5_
B3 B 1 DFF * * ------G- Low Slow CLK_000_N_SYNC_6_
G6 G 1 DFF * * -B------ Low Slow CLK_000_N_SYNC_7_
B14 B 1 DFF * * -----F-- Low Slow CLK_000_N_SYNC_8_
F3 F 1 DFF * * --C----- Low Slow CLK_000_N_SYNC_9_
D7 D 1 DFF * * A------- Low Slow CLK_000_P_SYNC_0_
A8 A 1 DFF * * A-CD-F-H Low Slow CLK_000_P_SYNC_10_
A15 A 1 DFF * * -----F-- Low Slow CLK_000_P_SYNC_1_
F11 F 1 DFF * * --C----- Low Slow CLK_000_P_SYNC_2_
C7 C 1 DFF * * A------- Low Slow CLK_000_P_SYNC_3_
A11 A 1 DFF * * ------G- Low Slow CLK_000_P_SYNC_4_
G14 G 1 DFF * * ------G- Low Slow CLK_000_P_SYNC_5_
G10 G 1 DFF * * ---D---- Low Slow CLK_000_P_SYNC_6_
D3 D 1 DFF * * A------- Low Slow CLK_000_P_SYNC_7_
A7 A 1 DFF * * --C----- Low Slow CLK_000_P_SYNC_8_
C3 C 1 DFF * * A------- Low Slow CLK_000_P_SYNC_9_
A10 A 2 DFF * * A------- Low Slow CYCLE_DMA_0_
A2 A 3 DFF * * A------- Low Slow CYCLE_DMA_1_
D15 D 1 DFF * * -B------ Low Slow IPL_D0_0_
F15 F 1 DFF * * -B------ Low Slow IPL_D0_1_
B15 B 1 DFF * * -B------ Low Slow IPL_D0_2_
F14 F 3 COM -----F-- Low Slow N_226
G8 G 3 DFF * * ------G- Low - RN_A_0_ --> A_0_
H6 H 3 DFF * * ABCDE-GH Low - RN_BGACK_030 --> BGACK_030
D1 D 2 DFF * * ---D---- Low - RN_BG_000 --> BG_000
H9 H 4 DFF * * -------H Low - RN_DSACK1 --> DSACK1
B8 B 10 DFF * * -B------ Low - RN_IPL_030_0_ --> IPL_030_0_
B9 B 10 DFF * * -B------ Low - RN_IPL_030_1_ --> IPL_030_1_
B4 B 10 DFF * * -B------ Low - RN_IPL_030_2_ --> IPL_030_2_
G0 G 2 DFF * * ------G- Low - RN_RW --> RW
H0 H 3 DFF * * -------H Low - RN_RW_000 --> RW_000
D0 D 3 TFF * * ---D-F-- Low - RN_VMA --> VMA
D10 D 3 DFF * * ---D---- Low Slow RST_DLY_0_
D6 D 4 DFF * * ---D---- Low Slow RST_DLY_1_
D14 D 2 DFF * * ---D---- Low Slow RST_DLY_2_
G9 G 3 DFF * * ------GH Low Slow SIZE_DMA_0_
G5 G 3 DFF * * ------GH Low Slow SIZE_DMA_1_
F5 F 2 DFF * * ---D-F-H Low Slow SM_AMIGA_0_
F13 F 3 DFF * * -----F-H Low Slow SM_AMIGA_1_
F6 F 4 DFF * * -----F-- Low Slow SM_AMIGA_2_
F2 F 5 TFF * * -----F-- Low Slow SM_AMIGA_3_
F10 F 3 DFF * * -----F-- Low Slow SM_AMIGA_4_
F8 F 3 DFF * * -----FGH Low Slow SM_AMIGA_5_
C9 C 3 DFF * * ABC--F-- Low Slow SM_AMIGA_6_
F0 F 14 DFF * * --CD-F-H Low Slow SM_AMIGA_i_7_
B2 B 2 DFF * * -B-D-F-- Low Slow cpu_est_0_
F12 F 3 DFF * * ---D-FG- Low Slow cpu_est_1_
F4 F 4 DFF * * ---D-FG- Low Slow cpu_est_2_
F1 F 3 DFF * * ---D-FG- Low Slow cpu_est_3_
C2 C 2 DFF * * --CD---- Low Slow inst_AMIGA_BUS_ENABLE_DMA_HIGH
B10 B 2 DFF * * -BC----- Low Slow inst_AMIGA_BUS_ENABLE_DMA_LOW
A12 A 7 DFF * * A------H Low Slow inst_AS_000_DMA
G2 G 2 DFF * * ----E-G- Low Slow inst_AS_000_INT
C13 C 7 DFF * * --C--F-- Low Slow inst_AS_030_000_SYNC
H1 H 1 DFF * * --CDEFGH Low Slow inst_AS_030_D0
H13 H 1 DFF * * -BC---G- Low Slow inst_BGACK_030_INT_D
E5 E 1 DFF * * -B---F-- Low Slow inst_CLK_000_NE_D0
A13 A 8 DFF * * A------- Low Slow inst_CLK_030_H
E2 E 1 DFF * * ----E--- Low Slow inst_CLK_OUT_PRE_50
E8 E 1 DFF * * -B----GH Low Slow inst_CLK_OUT_PRE_D
A9 A 9 DFF * * A------- Low Slow inst_DS_000_DMA
F9 F 5 DFF * * ---D-F-- Low Slow inst_DS_000_ENABLE
C15 C 1 DFF * * -----F-- Low Slow inst_DTACK_D0
A1 A 3 DFF * * A--D---- Low Slow inst_LDS_000_INT
D9 D 2 DFF * * ABCDE-GH Low Slow inst_RESET_OUT
B6 B 2 DFF * * -B-D---- Low Slow inst_UDS_000_INT
A5 A 1 DFF * * ---D-F-- Low Slow inst_VPA_D
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source : Fanout List
-----------------------------------------------------------------------------
A_DECODE_22_{ I}: CIIN{ E} CIIN_0{ E}
A_DECODE_21_{ B}: CIIN{ E} CIIN_0{ E}
SIZE_1_{ I}:inst_LDS_000_INT{ A}
A_DECODE_20_{ B}: CIIN{ E} CIIN_0{ E}
A_DECODE_19_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
AHIGH_31_{ C}: CIIN{ E} CIIN_0{ E}
A_DECODE_18_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
A_DECODE_17_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
A_DECODE_23_{ I}: CIIN{ E} CIIN_0{ E}
A_DECODE_16_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
IPL_2_{ H}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_2_{ B}
FC_1_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
AS_030{ I}: AS_000{ E} BERR{ E} FPU_CS{ H}
: inst_AS_030_D0{ H}
AS_000{ F}: AS_030{ H} DS_030{ A}AMIGA_BUS_DATA_DIR{ E}
: BGACK_030{ H}inst_AS_000_DMA{ A}inst_DS_000_DMA{ A}
: CYCLE_DMA_0_{ A} CYCLE_DMA_1_{ A} inst_CLK_030_H{ A}
UDS_000{ E}: A_0_{ G}inst_AS_000_DMA{ A}inst_DS_000_DMA{ A}
: SIZE_DMA_0_{ G} SIZE_DMA_1_{ G} inst_CLK_030_H{ A}
LDS_000{ E}:inst_AS_000_DMA{ A}inst_DS_000_DMA{ A} SIZE_DMA_0_{ G}
: SIZE_DMA_1_{ G} inst_CLK_030_H{ A}
nEXP_SPACE{. }: SIZE_1_{ H} AHIGH_31_{ B} AS_030{ H}
: DS_030{ A}AMIGA_BUS_DATA_DIR{ E} SIZE_0_{ G}
: AHIGH_30_{ B} AHIGH_29_{ B} AHIGH_28_{ C}
: AHIGH_27_{ C} AHIGH_26_{ C} AHIGH_25_{ C}
: AHIGH_24_{ C} A_0_{ G} BG_000{ D}
: DSACK1{ H} N_226{ F}inst_AS_030_000_SYNC{ C}
: SM_AMIGA_6_{ C} CIIN_0{ E}
BERR{ F}: DSACK1{ H}inst_AS_000_INT{ G}inst_AS_030_000_SYNC{ C}
: SM_AMIGA_5_{ F} SM_AMIGA_0_{ F} SM_AMIGA_4_{ F}
:inst_DS_000_ENABLE{ F} SM_AMIGA_6_{ C} SM_AMIGA_1_{ F}
: SM_AMIGA_3_{ F} SM_AMIGA_2_{ F} SM_AMIGA_i_7_{ F}
BG_030{ D}: BG_000{ D}
IPL_1_{ G}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_1_{ F}
IPL_0_{ H}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_0_{ D}
BGACK_000{ E}: BERR{ E} FPU_CS{ H} BGACK_030{ H}
FC_0_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
CLK_030{. }: DSACK1{ H}inst_AS_000_DMA{ A}inst_DS_000_DMA{ A}
: inst_CLK_030_H{ A}
A_1_{ G}:inst_AMIGA_BUS_ENABLE_DMA_LOW{ B}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ C}
CLK_000{. }:AMIGA_BUS_ENABLE_HIGH{ D} CLK_000_D_0_{ G}
FPU_SENSE{ B}: BERR{ E} FPU_CS{ H}
DTACK{ E}: inst_DTACK_D0{ C}
VPA{. }: inst_VPA_D{ A}
RST{. }: IPL_030_2_{ B} RW_000{ H} A_0_{ G}
: IPL_030_1_{ B} IPL_030_0_{ B} BG_000{ D}
: BGACK_030{ H} DSACK1{ H} VMA{ D}
: RW{ G}inst_AS_000_INT{ G}inst_AMIGA_BUS_ENABLE_DMA_LOW{ B}
: inst_AS_030_D0{ H}inst_AS_030_000_SYNC{ C}inst_BGACK_030_INT_D{ H}
:inst_AS_000_DMA{ A}inst_DS_000_DMA{ A} CYCLE_DMA_0_{ A}
: CYCLE_DMA_1_{ A} SIZE_DMA_0_{ G} SIZE_DMA_1_{ G}
: inst_VPA_D{ A}inst_UDS_000_INT{ B}inst_LDS_000_INT{ A}
: inst_DTACK_D0{ C} inst_RESET_OUT{ D} SM_AMIGA_5_{ F}
: IPL_D0_0_{ D} IPL_D0_1_{ F} IPL_D0_2_{ B}
: SM_AMIGA_0_{ F} SM_AMIGA_4_{ F}inst_DS_000_ENABLE{ F}
: RST_DLY_0_{ D} RST_DLY_1_{ D} RST_DLY_2_{ D}
:inst_AMIGA_BUS_ENABLE_DMA_HIGH{ C} SM_AMIGA_6_{ C} inst_CLK_030_H{ A}
: SM_AMIGA_1_{ F} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
SIZE_0_{ H}:inst_LDS_000_INT{ A}
AHIGH_30_{ C}: CIIN{ E} CIIN_0{ E}
AHIGH_29_{ C}: CIIN{ E} CIIN_0{ E}
AHIGH_28_{ D}: CIIN{ E} CIIN_0{ E}
AHIGH_27_{ D}: CIIN{ E} CIIN_0{ E}
AHIGH_26_{ D}: CIIN{ E} CIIN_0{ E}
AHIGH_25_{ D}: CIIN{ E} CIIN_0{ E}
AHIGH_24_{ D}: CIIN{ E} CIIN_0{ E}
RN_IPL_030_2_{ C}: IPL_030_2_{ B}
RW_000{ I}:AMIGA_BUS_DATA_DIR{ E} RW{ G}inst_DS_000_DMA{ A}
RN_RW_000{ I}: RW_000{ H}
A_0_{ H}:inst_UDS_000_INT{ B}inst_LDS_000_INT{ A}
RN_A_0_{ H}: A_0_{ G}
RN_IPL_030_1_{ C}: IPL_030_1_{ B}
RN_IPL_030_0_{ C}: IPL_030_0_{ B}
RN_BG_000{ E}: BG_000{ D}
RN_BGACK_030{ I}: SIZE_1_{ H} AHIGH_31_{ B} AS_030{ H}
: AS_000{ E} DS_030{ A} UDS_000{ D}
: LDS_000{ D}AMIGA_BUS_DATA_DIR{ E}AMIGA_BUS_ENABLE_LOW{ C}
:AMIGA_BUS_ENABLE_HIGH{ D} SIZE_0_{ G} AHIGH_30_{ B}
: AHIGH_29_{ B} AHIGH_28_{ C} AHIGH_27_{ C}
: AHIGH_26_{ C} AHIGH_25_{ C} AHIGH_24_{ C}
: RW_000{ H} A_0_{ G} BGACK_030{ H}
: RW{ G}inst_AMIGA_BUS_ENABLE_DMA_LOW{ B}inst_AS_030_000_SYNC{ C}
:inst_BGACK_030_INT_D{ H}inst_AS_000_DMA{ A}inst_DS_000_DMA{ A}
: CYCLE_DMA_0_{ A} CYCLE_DMA_1_{ A} SIZE_DMA_0_{ G}
: SIZE_DMA_1_{ G}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ C} inst_CLK_030_H{ A}
RN_DSACK1{ I}: DSACK1{ H}
RN_VMA{ E}: VMA{ D} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
RW{ H}: RW_000{ H}inst_DS_000_ENABLE{ F}
RN_RW{ H}: RW{ G}
N_226{ G}: SM_AMIGA_i_7_{ F}
cpu_est_2_{ G}: E{ G} VMA{ D} cpu_est_2_{ F}
: cpu_est_3_{ F} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
cpu_est_3_{ G}: E{ G} VMA{ D} cpu_est_3_{ F}
: cpu_est_1_{ F} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
cpu_est_0_{ C}: VMA{ D} cpu_est_2_{ F} cpu_est_3_{ F}
: cpu_est_0_{ B} cpu_est_1_{ F} SM_AMIGA_3_{ F}
: SM_AMIGA_2_{ F} SM_AMIGA_i_7_{ F}
cpu_est_1_{ G}: E{ G} VMA{ D} cpu_est_2_{ F}
: cpu_est_3_{ F} cpu_est_1_{ F} SM_AMIGA_3_{ F}
: SM_AMIGA_2_{ F} SM_AMIGA_i_7_{ F}
inst_AS_000_INT{ H}: AS_000{ E}inst_AS_000_INT{ G}
inst_AMIGA_BUS_ENABLE_DMA_LOW{ C}:AMIGA_BUS_ENABLE_LOW{ C}inst_AMIGA_BUS_ENABLE_DMA_LOW{ B}
inst_AS_030_D0{ I}: CIIN{ E} BG_000{ D} DSACK1{ H}
:inst_AS_000_INT{ G}inst_AS_030_000_SYNC{ C}inst_DS_000_ENABLE{ F}
: CIIN_0{ E}
inst_AS_030_000_SYNC{ D}: N_226{ F}inst_AS_030_000_SYNC{ C} SM_AMIGA_6_{ C}
inst_BGACK_030_INT_D{ I}: A_0_{ G} RW{ G}inst_AMIGA_BUS_ENABLE_DMA_LOW{ B}
:inst_AS_030_000_SYNC{ C} SIZE_DMA_0_{ G} SIZE_DMA_1_{ G}
:inst_AMIGA_BUS_ENABLE_DMA_HIGH{ C}
inst_AS_000_DMA{ B}: AS_030{ H}inst_AS_000_DMA{ A}inst_DS_000_DMA{ A}
: inst_CLK_030_H{ A}
inst_DS_000_DMA{ B}: DS_030{ A}inst_DS_000_DMA{ A}
CYCLE_DMA_0_{ B}:inst_AS_000_DMA{ A}inst_DS_000_DMA{ A} CYCLE_DMA_0_{ A}
: CYCLE_DMA_1_{ A} inst_CLK_030_H{ A}
CYCLE_DMA_1_{ B}:inst_AS_000_DMA{ A}inst_DS_000_DMA{ A} CYCLE_DMA_1_{ A}
: inst_CLK_030_H{ A}
SIZE_DMA_0_{ H}: SIZE_1_{ H} SIZE_0_{ G} SIZE_DMA_0_{ G}
SIZE_DMA_1_{ H}: SIZE_1_{ H} SIZE_0_{ G} SIZE_DMA_1_{ G}
inst_VPA_D{ B}: VMA{ D} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
inst_UDS_000_INT{ C}: UDS_000{ D}inst_UDS_000_INT{ B}
inst_LDS_000_INT{ B}: LDS_000{ D}inst_LDS_000_INT{ A}
inst_CLK_OUT_PRE_D{ F}: CLK_DIV_OUT{ G} CLK_EXP{ B} DSACK1{ H}
CLK_000_D_10_{ H}: DSACK1{ H} CLK_000_D_11_{ H}
CLK_000_D_11_{ I}: DSACK1{ H} CLK_000_D_12_{ H}
inst_DTACK_D0{ D}: SM_AMIGA_3_{ F} SM_AMIGA_2_{ F} SM_AMIGA_i_7_{ F}
inst_RESET_OUT{ E}: AHIGH_31_{ B} AS_030{ H} AS_000{ E}
: DS_030{ A} UDS_000{ D} LDS_000{ D}
: RESET{ B} AHIGH_30_{ B} AHIGH_29_{ B}
: AHIGH_28_{ C} AHIGH_27_{ C} AHIGH_26_{ C}
: AHIGH_25_{ C} AHIGH_24_{ C} RW_000{ H}
: A_0_{ G} RW{ G} inst_RESET_OUT{ D}
inst_CLK_OUT_PRE_50{ F}:inst_CLK_OUT_PRE_D{ E}inst_CLK_OUT_PRE_50{ E}
CLK_000_D_1_{ D}: CLK_000_D_2_{ G}CLK_000_N_SYNC_0_{ D}CLK_000_P_SYNC_0_{ D}
CLK_000_D_0_{ H}: BG_000{ D} CLK_000_D_1_{ C}CLK_000_N_SYNC_0_{ D}
:CLK_000_P_SYNC_0_{ D}
CLK_000_P_SYNC_10_{ B}: RW_000{ H} BGACK_030{ H} VMA{ D}
: CYCLE_DMA_0_{ A} CYCLE_DMA_1_{ A} SM_AMIGA_5_{ F}
: SM_AMIGA_0_{ F} SM_AMIGA_4_{ F}inst_DS_000_ENABLE{ F}
: SM_AMIGA_6_{ C} SM_AMIGA_1_{ F} SM_AMIGA_3_{ F}
: SM_AMIGA_2_{ F} SM_AMIGA_i_7_{ F}
SM_AMIGA_5_{ G}: RW_000{ H} N_226{ F}inst_AS_000_INT{ G}
: SM_AMIGA_5_{ F} SM_AMIGA_4_{ F}inst_DS_000_ENABLE{ F}
: SM_AMIGA_i_7_{ F}
IPL_D0_0_{ E}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
IPL_D0_1_{ G}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
IPL_D0_2_{ C}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
CLK_000_D_2_{ H}: CLK_000_D_3_{ G}
CLK_000_D_3_{ H}: CLK_000_D_4_{ C}
CLK_000_D_4_{ D}: CLK_000_D_5_{ E}
CLK_000_D_5_{ F}: CLK_000_D_6_{ B}
CLK_000_D_6_{ C}: CLK_000_D_7_{ G}
CLK_000_D_7_{ H}: CLK_000_D_8_{ B}
CLK_000_D_8_{ C}: CLK_000_D_9_{ D}
CLK_000_D_9_{ E}: CLK_000_D_10_{ G}
CLK_000_D_12_{ I}: DSACK1{ H}
SM_AMIGA_0_{ G}:AMIGA_BUS_ENABLE_HIGH{ D} RW_000{ H} N_226{ F}
: SM_AMIGA_0_{ F}inst_DS_000_ENABLE{ F} SM_AMIGA_i_7_{ F}
CLK_000_N_SYNC_0_{ E}: N_226{ F}CLK_000_N_SYNC_1_{ E} SM_AMIGA_6_{ C}
SM_AMIGA_4_{ G}: N_226{ F} SM_AMIGA_4_{ F}inst_DS_000_ENABLE{ F}
: SM_AMIGA_3_{ F} SM_AMIGA_i_7_{ F}
inst_DS_000_ENABLE{ G}: UDS_000{ D} LDS_000{ D}inst_DS_000_ENABLE{ F}
CLK_000_N_SYNC_12_{ E}: VMA{ D} inst_RESET_OUT{ D} SM_AMIGA_5_{ F}
: SM_AMIGA_0_{ F} SM_AMIGA_4_{ F} RST_DLY_0_{ D}
: RST_DLY_1_{ D} RST_DLY_2_{ D}inst_CLK_000_NE_D0{ E}
: SM_AMIGA_1_{ F} SM_AMIGA_i_7_{ F}
RST_DLY_0_{ E}: inst_RESET_OUT{ D} RST_DLY_0_{ D} RST_DLY_1_{ D}
: RST_DLY_2_{ D}
RST_DLY_1_{ E}: inst_RESET_OUT{ D} RST_DLY_0_{ D} RST_DLY_1_{ D}
: RST_DLY_2_{ D}
RST_DLY_2_{ E}: inst_RESET_OUT{ D} RST_DLY_0_{ D} RST_DLY_1_{ D}
: RST_DLY_2_{ D}
CLK_000_P_SYNC_0_{ E}:CLK_000_P_SYNC_1_{ A}
CLK_000_P_SYNC_1_{ B}:CLK_000_P_SYNC_2_{ F}
CLK_000_P_SYNC_2_{ G}:CLK_000_P_SYNC_3_{ C}
CLK_000_P_SYNC_3_{ D}:CLK_000_P_SYNC_4_{ A}
CLK_000_P_SYNC_4_{ B}:CLK_000_P_SYNC_5_{ G}
CLK_000_P_SYNC_5_{ H}:CLK_000_P_SYNC_6_{ G}
CLK_000_P_SYNC_6_{ H}:CLK_000_P_SYNC_7_{ D}
CLK_000_P_SYNC_7_{ E}:CLK_000_P_SYNC_8_{ A}
CLK_000_P_SYNC_8_{ B}:CLK_000_P_SYNC_9_{ C}
CLK_000_P_SYNC_9_{ D}:CLK_000_P_SYNC_10_{ A}
CLK_000_N_SYNC_1_{ F}:CLK_000_N_SYNC_2_{ A}
CLK_000_N_SYNC_2_{ B}:CLK_000_N_SYNC_3_{ F}
CLK_000_N_SYNC_3_{ G}:CLK_000_N_SYNC_4_{ A}
CLK_000_N_SYNC_4_{ B}:CLK_000_N_SYNC_5_{ A}
CLK_000_N_SYNC_5_{ B}:CLK_000_N_SYNC_6_{ B}
CLK_000_N_SYNC_6_{ C}:CLK_000_N_SYNC_7_{ G}
CLK_000_N_SYNC_7_{ H}:CLK_000_N_SYNC_8_{ B}
CLK_000_N_SYNC_8_{ C}:CLK_000_N_SYNC_9_{ F}
CLK_000_N_SYNC_9_{ G}:CLK_000_N_SYNC_10_{ C}
CLK_000_N_SYNC_10_{ D}:CLK_000_N_SYNC_11_{ C}
CLK_000_N_SYNC_11_{ D}:CLK_000_N_SYNC_12_{ D}
inst_CLK_000_NE_D0{ F}: cpu_est_2_{ F} cpu_est_3_{ F} cpu_est_0_{ B}
: cpu_est_1_{ F} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
inst_AMIGA_BUS_ENABLE_DMA_HIGH{ D}:AMIGA_BUS_ENABLE_HIGH{ D}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ C}
SM_AMIGA_6_{ D}: N_226{ F}inst_UDS_000_INT{ B}inst_LDS_000_INT{ A}
: SM_AMIGA_5_{ F}inst_DS_000_ENABLE{ F} SM_AMIGA_6_{ C}
: SM_AMIGA_i_7_{ F}
inst_CLK_030_H{ B}:inst_DS_000_DMA{ A} inst_CLK_030_H{ A}
SM_AMIGA_1_{ G}: DSACK1{ H} N_226{ F} SM_AMIGA_0_{ F}
: SM_AMIGA_1_{ F} SM_AMIGA_i_7_{ F}
SM_AMIGA_3_{ G}: N_226{ F} SM_AMIGA_3_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
SM_AMIGA_2_{ G}: N_226{ F} SM_AMIGA_1_{ F} SM_AMIGA_2_{ F}
: SM_AMIGA_i_7_{ F}
SM_AMIGA_i_7_{ G}:AMIGA_BUS_ENABLE_HIGH{ D} RW_000{ H}inst_AS_030_000_SYNC{ C}
:inst_DS_000_ENABLE{ F} SM_AMIGA_6_{ C}
CIIN_0{ F}: CIIN{ E}
-----------------------------------------------------------------------------
<Note> {.} : Indicates block location of signal

Set_Reset_Summary
~~~~~~~~~~~~~~~~~
Block A
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | DS_030
| | | | | AVEC
| * | S | BS | BR | CLK_000_P_SYNC_10_
| * | S | BS | BR | inst_AS_000_DMA
| * | S | BS | BR | inst_LDS_000_INT
| * | S | BS | BR | inst_VPA_D
| * | S | BS | BR | inst_DS_000_DMA
| * | S | BS | BR | inst_CLK_030_H
| * | S | BS | BR | CYCLE_DMA_1_
| * | S | BS | BR | CYCLE_DMA_0_
| * | S | BS | BR | CLK_000_N_SYNC_5_
| * | S | BS | BR | CLK_000_N_SYNC_4_
| * | S | BS | BR | CLK_000_N_SYNC_2_
| * | S | BS | BR | CLK_000_P_SYNC_8_
| * | S | BS | BR | CLK_000_P_SYNC_4_
| * | S | BS | BR | CLK_000_P_SYNC_1_
| | | | | A_DECODE_19_
| | | | | A_DECODE_16_
| | | | | A_DECODE_18_
| | | | | FPU_SENSE
| | | | | A_DECODE_21_
| | | | | A_DECODE_20_
Block B
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | AHIGH_29_
| | | | | AHIGH_30_
| | | | | AHIGH_31_
| * | S | BS | BR | IPL_030_2_
| * | S | BS | BR | IPL_030_0_
| * | S | BS | BR | IPL_030_1_
| * | S | BS | BR | CLK_EXP
| | | | | RESET
| * | S | BS | BR | cpu_est_0_
| * | S | BS | BR | inst_UDS_000_INT
| * | S | BS | BR | inst_AMIGA_BUS_ENABLE_DMA_LOW
| * | S | BS | BR | RN_IPL_030_0_
| * | S | BS | BR | RN_IPL_030_1_
| * | S | BS | BR | RN_IPL_030_2_
| * | S | BS | BR | CLK_000_N_SYNC_8_
| * | S | BS | BR | CLK_000_N_SYNC_6_
| * | S | BS | BR | CLK_000_D_8_
| * | S | BS | BR | CLK_000_D_6_
| * | S | BS | BR | IPL_D0_2_
Block C
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | AHIGH_24_
| | | | | AHIGH_25_
| | | | | AHIGH_26_
| | | | | AHIGH_27_
| | | | | AHIGH_28_
| | | | | AMIGA_BUS_ENABLE_LOW
| * | S | BS | BR | SM_AMIGA_6_
| * | S | BS | BR | inst_AS_030_000_SYNC
| * | S | BS | BR | inst_AMIGA_BUS_ENABLE_DMA_HIGH
| * | S | BS | BR | CLK_000_D_1_
| * | S | BS | BR | CLK_000_N_SYNC_11_
| * | S | BS | BR | CLK_000_N_SYNC_10_
| * | S | BS | BR | CLK_000_P_SYNC_9_
| * | S | BS | BR | CLK_000_P_SYNC_3_
| * | S | BS | BR | CLK_000_D_4_
| * | S | BS | BR | inst_DTACK_D0
| | | | | BG_030
Block D
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | UDS_000
| | | | | LDS_000
| * | S | BS | BR | VMA
| | | | | AMIGA_BUS_ENABLE_HIGH
| * | S | BS | BR | BG_000
| | | | | AMIGA_ADDR_ENABLE
| * | S | BS | BR | inst_RESET_OUT
| * | S | BS | BR | CLK_000_N_SYNC_12_
| * | S | BS | BR | CLK_000_N_SYNC_0_
| * | S | BS | BR | RN_VMA
| * | S | BS | BR | RST_DLY_1_
| * | S | BS | BR | RST_DLY_0_
| * | S | BS | BR | RN_BG_000
| * | S | BS | BR | RST_DLY_2_
| * | S | BS | BR | CLK_000_P_SYNC_7_
| * | S | BS | BR | CLK_000_P_SYNC_0_
| * | S | BS | BR | CLK_000_D_9_
| * | S | BS | BR | IPL_D0_0_
| | | | | BGACK_000
| | | | | DTACK
Block E
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | BERR
| | | | | AS_000
| | | | | AMIGA_BUS_DATA_DIR
| | | | | CIIN
| * | S | BS | BR | inst_CLK_OUT_PRE_D
| * | S | BS | BR | inst_CLK_000_NE_D0
| | | | | CIIN_0
| * | S | BS | BR | CLK_000_N_SYNC_1_
| * | S | BS | BR | CLK_000_D_5_
| * | S | BS | BR | inst_CLK_OUT_PRE_50
Block F
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | SM_AMIGA_i_7_
| * | S | BS | BR | cpu_est_2_
| * | S | BS | BR | SM_AMIGA_5_
| * | S | BS | BR | cpu_est_1_
| * | S | BS | BR | cpu_est_3_
| * | S | BS | BR | SM_AMIGA_0_
| * | S | BS | BR | inst_DS_000_ENABLE
| * | S | BS | BR | SM_AMIGA_1_
| * | S | BS | BR | SM_AMIGA_3_
| * | S | BS | BR | SM_AMIGA_2_
| * | S | BS | BR | SM_AMIGA_4_
| | | | | N_226
| * | S | BS | BR | CLK_000_N_SYNC_9_
| * | S | BS | BR | CLK_000_N_SYNC_3_
| * | S | BS | BR | CLK_000_P_SYNC_2_
| * | S | BS | BR | IPL_D0_1_
| | | | | A_DECODE_17_
| | | | | FC_1_
| | | | | FC_0_
| | | | | A_1_
| | | | | IPL_1_
Block G
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | A_0_
| * | S | BS | BR | RW
| | | | | SIZE_0_
| | | | | E
| * | S | BS | BR | CLK_DIV_OUT
| * | S | BS | BR | SIZE_DMA_1_
| * | S | BS | BR | SIZE_DMA_0_
| * | S | BS | BR | inst_AS_000_INT
| * | S | BS | BR | CLK_000_D_0_
| * | S | BS | BR | RN_A_0_
| * | S | BS | BR | RN_RW
| * | S | BS | BR | CLK_000_N_SYNC_7_
| * | S | BS | BR | CLK_000_P_SYNC_6_
| * | S | BS | BR | CLK_000_P_SYNC_5_
| * | S | BS | BR | CLK_000_D_7_
| * | S | BS | BR | CLK_000_D_3_
| * | S | BS | BR | CLK_000_D_2_
| * | S | BS | BR | CLK_000_D_10_
| | | | | IPL_0_
| | | | | IPL_2_
Block H
block level set pt : GND
block level reset pt : GND
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | RW_000
| | | | | AS_030
| | | | | SIZE_1_
| * | S | BS | BR | DSACK1
| * | S | BS | BR | BGACK_030
| | | | | FPU_CS
| * | S | BS | BR | RN_BGACK_030
| * | S | BS | BR | inst_AS_030_D0
| * | S | BS | BR | inst_BGACK_030_INT_D
| * | S | BS | BR | RN_DSACK1
| * | S | BS | BR | RN_RW_000
| * | S | BS | BR | CLK_000_D_12_
| * | S | BS | BR | CLK_000_D_11_
| | | | | A_DECODE_23_
| | | | | A_DECODE_22_
<Note> (S) means the macrocell is configured in synchronous mode
i.e. it uses the block-level set and reset pt.
(A) means the macrocell is configured in asynchronous mode
i.e. it can have its independant set or reset pt.
(BS) means the block-level set pt is selected.
(BR) means the block-level reset pt is selected.

BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx A0 A_0_ pin 69 mx A17 SIZE_0_ pin 70
mx A1 ... ... mx A18CLK_000_P_SYNC_10_ mcell A8
mx A2CLK_000_N_SYNC_1_ mcell E9 mx A19 inst_DS_000_DMA mcell A9
mx A3CLK_000_N_SYNC_4_ mcell A14 mx A20 SIZE_1_ pin 79
mx A4 CLK_030 pin 64 mx A21inst_LDS_000_INT mcell A1
mx A5 nEXP_SPACE pin 14 mx A22 CYCLE_DMA_1_ mcell A2
mx A6CLK_000_P_SYNC_3_ mcell C7 mx A23 SM_AMIGA_6_ mcell C9
mx A7 inst_RESET_OUT mcell D9 mx A24 RST pin 86
mx A8 UDS_000 pin 32 mx A25 inst_CLK_030_H mcell A13
mx A9CLK_000_P_SYNC_7_ mcell D3 mx A26 AS_000 pin 42
mx A10 VPA pin 36 mx A27 LDS_000 pin 31
mx A11 ... ... mx A28 RW_000 pin 80
mx A12CLK_000_P_SYNC_9_ mcell C3 mx A29 ... ...
mx A13CLK_000_P_SYNC_0_ mcell D7 mx A30 RN_BGACK_030 mcell H6
mx A14 CYCLE_DMA_0_ mcell A10 mx A31 ... ...
mx A15 inst_AS_000_DMA mcell A12 mx A32 ... ...
mx A16CLK_000_N_SYNC_3_ mcell F7
----------------------------------------------------------------------------
BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx B0 IPL_0_ pin 67 mx B17 RN_IPL_030_0_ mcell B8
mx B1 ... ... mx B18 A_0_ pin 69
mx B2 IPL_D0_0_ mcell D15 mx B19 IPL_D0_1_ mcell F15
mx B3 SM_AMIGA_6_ mcell C9 mx B20 ... ...
mx B4 IPL_2_ pin 68 mx B21 RST pin 86
mx B5CLK_000_N_SYNC_7_ mcell G6 mx B22CLK_000_N_SYNC_5_ mcell A6
mx B6 RN_IPL_030_1_ mcell B9 mx B23 A_1_ pin 60
mx B7inst_BGACK_030_INT_D mcell H13 mx B24 CLK_000_D_7_ mcell G3
mx B8 IPL_D0_2_ mcell B15 mx B25 inst_RESET_OUT mcell D9
mx B9 ... ... mx B26 ... ...
mx B10 cpu_est_0_ mcell B2 mx B27 RN_IPL_030_2_ mcell B4
mx B11inst_UDS_000_INT mcell B6 mx B28 ... ...
mx B12inst_AMIGA_BUS_ENABLE_DMA_LOW mcell B10 mx B29 ... ...
mx B13 CLK_000_D_5_ mcell E13 mx B30 RN_BGACK_030 mcell H6
mx B14inst_CLK_000_NE_D0 mcell E5 mx B31 IPL_1_ pin 56
mx B15 nEXP_SPACE pin 14 mx B32 ... ...
mx B16inst_CLK_OUT_PRE_D mcell E8
----------------------------------------------------------------------------
BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx C0 RST pin 86 mx C17CLK_000_N_SYNC_9_ mcell F3
mx C1 BERR pin 41 mx C18CLK_000_P_SYNC_10_ mcell A8
mx C2inst_AMIGA_BUS_ENABLE_DMA_LOW mcell B10 mx C19inst_BGACK_030_INT_D mcell H13
mx C3 A_1_ pin 60 mx C20CLK_000_P_SYNC_2_ mcell F11
mx C4 A_DECODE_18_ pin 95 mx C21 RN_BGACK_030 mcell H6
mx C5 SM_AMIGA_i_7_ mcell F0 mx C22inst_AMIGA_BUS_ENABLE_DMA_HIGH mcell C2
mx C6 FC_0_ pin 57 mx C23 ... ...
mx C7 inst_RESET_OUT mcell D9 mx C24 ... ...
mx C8 A_DECODE_17_ pin 59 mx C25 CLK_000_D_0_ mcell G13
mx C9 DTACK pin 30 mx C26 CLK_000_D_3_ mcell G7
mx C10 inst_AS_030_D0 mcell H1 mx C27 A_DECODE_19_ pin 97
mx C11 A_DECODE_16_ pin 96 mx C28CLK_000_P_SYNC_8_ mcell A7
mx C12 FC_1_ pin 58 mx C29 ... ...
mx C13 SM_AMIGA_6_ mcell C9 mx C30inst_AS_030_000_SYNC mcell C13
mx C14 ... ... mx C31CLK_000_N_SYNC_10_ mcell C14
mx C15 nEXP_SPACE pin 14 mx C32 ... ...
mx C16CLK_000_N_SYNC_0_ mcell D2
----------------------------------------------------------------------------
BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx D0 RST pin 86 mx D17 RN_BG_000 mcell D1
mx D1inst_DS_000_ENABLE mcell F9 mx D18 CLK_000_D_1_ mcell C6
mx D2 inst_VPA_D mcell A5 mx D19 inst_AS_030_D0 mcell H1
mx D3 CLK_000 pin 11 mx D20 RST_DLY_0_ mcell D10
mx D4 RST_DLY_1_ mcell D6 mx D21 nEXP_SPACE pin 14
mx D5 SM_AMIGA_i_7_ mcell F0 mx D22inst_AMIGA_BUS_ENABLE_DMA_HIGH mcell C2
mx D6 ... ... mx D23 BG_030 pin 21
mx D7 RN_BGACK_030 mcell H6 mx D24 RST_DLY_2_ mcell D14
mx D8CLK_000_N_SYNC_11_ mcell C10 mx D25 CLK_000_D_0_ mcell G13
mx D9inst_LDS_000_INT mcell A1 mx D26 RN_VMA mcell D0
mx D10 cpu_est_0_ mcell B2 mx D27 SM_AMIGA_0_ mcell F5
mx D11inst_UDS_000_INT mcell B6 mx D28CLK_000_P_SYNC_6_ mcell G10
mx D12 inst_RESET_OUT mcell D9 mx D29CLK_000_N_SYNC_12_ mcell D13
mx D13 ... ... mx D30CLK_000_P_SYNC_10_ mcell A8
mx D14 cpu_est_2_ mcell F4 mx D31 cpu_est_1_ mcell F12
mx D15 cpu_est_3_ mcell F1 mx D32 CLK_000_D_8_ mcell B7
mx D16 IPL_0_ pin 67
----------------------------------------------------------------------------
BLOCK_E_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx E0 CLK_000_D_4_ mcell C11 mx E17 A_DECODE_18_ pin 95
mx E1 FC_1_ pin 58 mx E18 A_DECODE_23_ pin 85
mx E2 AS_000 pin 42 mx E19 AS_030 pin 82
mx E3 A_DECODE_20_ pin 93 mx E20 A_DECODE_22_ pin 84
mx E4 AHIGH_29_ pin 6 mx E21 RW_000 pin 80
mx E5 AHIGH_24_ pin 19 mx E22 AHIGH_25_ pin 18
mx E6 A_DECODE_19_ pin 97 mx E23 inst_AS_000_INT mcell G2
mx E7 inst_RESET_OUT mcell D9 mx E24 FC_0_ pin 57
mx E8 FPU_SENSE pin 91 mx E25 AHIGH_31_ pin 4
mx E9 AHIGH_26_ pin 17 mx E26 A_DECODE_16_ pin 96
mx E10 inst_AS_030_D0 mcell H1 mx E27inst_CLK_OUT_PRE_50 mcell E2
mx E11 AHIGH_27_ pin 16 mx E28 AHIGH_30_ pin 5
mx E12 CIIN_0 mcell E10 mx E29CLK_000_N_SYNC_12_ mcell D13
mx E13 A_DECODE_17_ pin 59 mx E30 RN_BGACK_030 mcell H6
mx E14 AHIGH_28_ pin 15 mx E31 A_DECODE_21_ pin 94
mx E15 nEXP_SPACE pin 14 mx E32 BGACK_000 pin 28
mx E16CLK_000_N_SYNC_0_ mcell D2
----------------------------------------------------------------------------
BLOCK_F_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx F0inst_AS_030_000_SYNC mcell C13 mx F17 cpu_est_1_ mcell F12
mx F1 BERR pin 41 mx F18 cpu_est_0_ mcell B2
mx F2 SM_AMIGA_5_ mcell F8 mx F19 SM_AMIGA_4_ mcell F10
mx F3CLK_000_P_SYNC_10_ mcell A8 mx F20CLK_000_N_SYNC_8_ mcell B14
mx F4 ... ... mx F21 RST pin 86
mx F5 SM_AMIGA_i_7_ mcell F0 mx F22 inst_DTACK_D0 mcell C15
mx F6 SM_AMIGA_1_ mcell F13 mx F23 SM_AMIGA_6_ mcell C9
mx F7 ... ... mx F24 N_226 mcell F14
mx F8 RW pin 71 mx F25CLK_000_N_SYNC_2_ mcell A3
mx F9 SM_AMIGA_3_ mcell F2 mx F26 RN_VMA mcell D0
mx F10 cpu_est_2_ mcell F4 mx F27 SM_AMIGA_0_ mcell F5
mx F11 SM_AMIGA_2_ mcell F6 mx F28 inst_VPA_D mcell A5
mx F12 inst_AS_030_D0 mcell H1 mx F29CLK_000_N_SYNC_12_ mcell D13
mx F13CLK_000_P_SYNC_1_ mcell A15 mx F30 cpu_est_3_ mcell F1
mx F14inst_CLK_000_NE_D0 mcell E5 mx F31 IPL_1_ pin 56
mx F15 nEXP_SPACE pin 14 mx F32inst_DS_000_ENABLE mcell F9
mx F16CLK_000_N_SYNC_0_ mcell D2
----------------------------------------------------------------------------
BLOCK_G_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx G0 RN_RW mcell G0 mx G17 cpu_est_1_ mcell F12
mx G1 BERR pin 41 mx G18 CLK_000_D_1_ mcell C6
mx G2 SM_AMIGA_5_ mcell F8 mx G19inst_BGACK_030_INT_D mcell H13
mx G3 CLK_000_D_9_ mcell D11 mx G20 UDS_000 pin 32
mx G4 inst_AS_000_INT mcell G2 mx G21 RST pin 86
mx G5CLK_000_N_SYNC_6_ mcell B3 mx G22 SIZE_DMA_1_ mcell G5
mx G6 RW_000 pin 80 mx G23 ... ...
mx G7 CLK_000_D_6_ mcell B11 mx G24 LDS_000 pin 31
mx G8inst_CLK_OUT_PRE_D mcell E8 mx G25 inst_RESET_OUT mcell D9
mx G9 CLK_000_D_2_ mcell G11 mx G26 ... ...
mx G10 cpu_est_3_ mcell F1 mx G27 SIZE_DMA_0_ mcell G9
mx G11CLK_000_P_SYNC_5_ mcell G14 mx G28 RN_A_0_ mcell G8
mx G12 inst_AS_030_D0 mcell H1 mx G29 cpu_est_2_ mcell F4
mx G13CLK_000_P_SYNC_4_ mcell A11 mx G30 RN_BGACK_030 mcell H6
mx G14 CLK_000 pin 11 mx G31 ... ...
mx G15 nEXP_SPACE pin 14 mx G32 ... ...
mx G16 ... ...
----------------------------------------------------------------------------
BLOCK_H_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx H0 RST pin 86 mx H17 A_DECODE_18_ pin 95
mx H1 BERR pin 41 mx H18 CLK_000_D_11_ mcell H10
mx H2 AS_000 pin 42 mx H19 inst_AS_030_D0 mcell H1
mx H3CLK_000_P_SYNC_10_ mcell A8 mx H20 SM_AMIGA_5_ mcell F8
mx H4 CLK_000_D_12_ mcell H2 mx H21 RN_BGACK_030 mcell H6
mx H5 nEXP_SPACE pin 14 mx H22 SIZE_DMA_1_ mcell G5
mx H6 FC_0_ pin 57 mx H23 RN_RW_000 mcell H0
mx H7 inst_RESET_OUT mcell D9 mx H24 inst_AS_000_DMA mcell A12
mx H8 FPU_SENSE pin 91 mx H25 RW pin 71
mx H9 AS_030 pin 82 mx H26 A_DECODE_16_ pin 96
mx H10 SIZE_DMA_0_ mcell G9 mx H27 A_DECODE_19_ pin 97
mx H11 RN_DSACK1 mcell H9 mx H28 CLK_030 pin 64
mx H12 FC_1_ pin 58 mx H29 ... ...
mx H13 A_DECODE_17_ pin 59 mx H30 CLK_000_D_10_ mcell G15
mx H14 SM_AMIGA_0_ mcell F5 mx H31 SM_AMIGA_i_7_ mcell F0
mx H15 SM_AMIGA_1_ mcell F13 mx H32 BGACK_000 pin 28
mx H16inst_CLK_OUT_PRE_D mcell E8
----------------------------------------------------------------------------
<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell).

PostFit_Equations
~~~~~~~~~~~~~~~~~
P-Terms Fan-in Fan-out Type Name (attributes)
--------- ------ ------- ---- -----------------
1 2 1 Pin SIZE_1_
1 2 1 Pin SIZE_1_.OE
0 0 1 Pin AHIGH_31_
1 3 1 Pin AHIGH_31_.OE
1 2 1 Pin AS_030-
1 3 1 Pin AS_030.OE
1 2 1 Pin AS_000-
1 2 1 Pin AS_000.OE
1 2 1 Pin DS_030-
1 3 1 Pin DS_030.OE
1 2 1 Pin UDS_000-
1 2 1 Pin UDS_000.OE
1 2 1 Pin LDS_000-
1 2 1 Pin LDS_000.OE
0 0 1 Pin BERR
1 9 1 Pin BERR.OE
1 1 1 Pin CLK_DIV_OUT.D
1 1 1 Pin CLK_DIV_OUT.C
1 9 1 Pin FPU_CS-
1 0 1 Pin AVEC
2 3 1 Pin E
0 0 1 Pin RESET
1 1 1 Pin RESET.OE
0 0 1 Pin AMIGA_ADDR_ENABLE
2 4 1 Pin AMIGA_BUS_DATA_DIR
1 2 1 Pin AMIGA_BUS_ENABLE_LOW-
3 5 1 Pin AMIGA_BUS_ENABLE_HIGH
1 13 1 Pin CIIN
1 1 1 Pin CIIN.OE
1 2 1 Pin SIZE_0_
1 2 1 Pin SIZE_0_.OE
0 0 1 Pin AHIGH_30_
1 3 1 Pin AHIGH_30_.OE
0 0 1 Pin AHIGH_29_
1 3 1 Pin AHIGH_29_.OE
0 0 1 Pin AHIGH_28_
1 3 1 Pin AHIGH_28_.OE
0 0 1 Pin AHIGH_27_
1 3 1 Pin AHIGH_27_.OE
0 0 1 Pin AHIGH_26_
1 3 1 Pin AHIGH_26_.OE
0 0 1 Pin AHIGH_25_
1 3 1 Pin AHIGH_25_.OE
0 0 1 Pin AHIGH_24_
1 3 1 Pin AHIGH_24_.OE
10 8 1 Pin IPL_030_2_.D-
1 1 1 Pin IPL_030_2_.C
1 2 1 Pin RW_000.OE
3 7 1 Pin RW_000.D-
1 1 1 Pin RW_000.C
1 3 1 Pin A_0_.OE
3 5 1 Pin A_0_.D
1 1 1 Pin A_0_.C
10 8 1 Pin IPL_030_1_.D-
1 1 1 Pin IPL_030_1_.C
10 8 1 Pin IPL_030_0_.D-
1 1 1 Pin IPL_030_0_.C
2 6 1 Pin BG_000.D-
1 1 1 Pin BG_000.C
3 5 1 Pin BGACK_030.D
1 1 1 Pin BGACK_030.C
1 1 1 Pin CLK_EXP.D
1 1 1 Pin CLK_EXP.C
1 1 1 Pin DSACK1.OE
4 10 1 Pin DSACK1.D-
1 1 1 Pin DSACK1.C
3 9 1 Pin VMA.T
1 1 1 Pin VMA.C
1 2 1 Pin RW.OE
2 5 1 Pin RW.D-
1 1 1 Pin RW.C
3 10 1 Node N_226
4 4 1 Node cpu_est_2_.D
1 1 1 Node cpu_est_2_.C
3 5 1 Node cpu_est_3_.D
1 1 1 Node cpu_est_3_.C
2 2 1 Node cpu_est_0_.D
1 1 1 Node cpu_est_0_.C
3 4 1 Node cpu_est_1_.D
1 1 1 Node cpu_est_1_.C
2 5 1 Node inst_AS_000_INT.D-
1 1 1 Node inst_AS_000_INT.C
2 5 1 Node inst_AMIGA_BUS_ENABLE_DMA_LOW.D-
1 1 1 Node inst_AMIGA_BUS_ENABLE_DMA_LOW.C
1 2 1 Node inst_AS_030_D0.D-
1 1 1 Node inst_AS_030_D0.C
7 14 1 Node inst_AS_030_000_SYNC.D-
1 1 1 Node inst_AS_030_000_SYNC.C
1 2 1 Node inst_BGACK_030_INT_D.D-
1 1 1 Node inst_BGACK_030_INT_D.C
7 9 1 Node inst_AS_000_DMA.D
1 1 1 Node inst_AS_000_DMA.C
9 12 1 Node inst_DS_000_DMA.D
1 1 1 Node inst_DS_000_DMA.C
2 5 1 Node CYCLE_DMA_0_.D
1 1 1 Node CYCLE_DMA_0_.C
3 6 1 Node CYCLE_DMA_1_.D
1 1 1 Node CYCLE_DMA_1_.C
3 6 1 Node SIZE_DMA_0_.D-
1 1 1 Node SIZE_DMA_0_.C
3 6 1 Node SIZE_DMA_1_.D
1 1 1 Node SIZE_DMA_1_.C
1 2 1 Node inst_VPA_D.D-
1 1 1 Node inst_VPA_D.C
2 4 1 Node inst_UDS_000_INT.D-
1 1 1 Node inst_UDS_000_INT.C
3 6 1 Node inst_LDS_000_INT.D
1 1 1 Node inst_LDS_000_INT.C
1 1 1 Node inst_CLK_OUT_PRE_D.D
1 1 1 Node inst_CLK_OUT_PRE_D.C
1 1 1 Node CLK_000_D_10_.D
1 1 1 Node CLK_000_D_10_.C
1 1 1 Node CLK_000_D_11_.D
1 1 1 Node CLK_000_D_11_.C
1 2 1 Node inst_DTACK_D0.D-
1 1 1 Node inst_DTACK_D0.C
2 6 1 Node inst_RESET_OUT.D
1 1 1 Node inst_RESET_OUT.C
1 1 1 Node inst_CLK_OUT_PRE_50.D
1 1 1 Node inst_CLK_OUT_PRE_50.C
1 1 1 Node CLK_000_D_1_.D
1 1 1 Node CLK_000_D_1_.C
1 1 1 Node CLK_000_D_0_.D
1 1 1 Node CLK_000_D_0_.C
1 1 1 Node CLK_000_P_SYNC_10_.D
1 1 1 Node CLK_000_P_SYNC_10_.C
3 6 1 Node SM_AMIGA_5_.D
1 1 1 Node SM_AMIGA_5_.C
1 2 1 Node IPL_D0_0_.D-
1 1 1 Node IPL_D0_0_.C
1 2 1 Node IPL_D0_1_.D-
1 1 1 Node IPL_D0_1_.C
1 2 1 Node IPL_D0_2_.D-
1 1 1 Node IPL_D0_2_.C
1 1 1 Node CLK_000_D_2_.D
1 1 1 Node CLK_000_D_2_.C
1 1 1 Node CLK_000_D_3_.D
1 1 1 Node CLK_000_D_3_.C
1 1 1 Node CLK_000_D_4_.D
1 1 1 Node CLK_000_D_4_.C
1 1 1 Node CLK_000_D_5_.D
1 1 1 Node CLK_000_D_5_.C
1 1 1 Node CLK_000_D_6_.D
1 1 1 Node CLK_000_D_6_.C
1 1 1 Node CLK_000_D_7_.D
1 1 1 Node CLK_000_D_7_.C
1 1 1 Node CLK_000_D_8_.D
1 1 1 Node CLK_000_D_8_.C
1 1 1 Node CLK_000_D_9_.D
1 1 1 Node CLK_000_D_9_.C
1 1 1 Node CLK_000_D_12_.D
1 1 1 Node CLK_000_D_12_.C
2 6 1 Node SM_AMIGA_0_.D
1 1 1 Node SM_AMIGA_0_.C
1 2 1 Node CLK_000_N_SYNC_0_.D
1 1 1 Node CLK_000_N_SYNC_0_.C
3 6 1 Node SM_AMIGA_4_.D
1 1 1 Node SM_AMIGA_4_.C
5 11 1 Node inst_DS_000_ENABLE.D
1 1 1 Node inst_DS_000_ENABLE.C
1 1 1 Node CLK_000_N_SYNC_12_.D
1 1 1 Node CLK_000_N_SYNC_12_.C
3 5 1 Node RST_DLY_0_.D
1 1 1 Node RST_DLY_0_.C
4 5 1 Node RST_DLY_1_.D
1 1 1 Node RST_DLY_1_.C
2 5 1 Node RST_DLY_2_.D
1 1 1 Node RST_DLY_2_.C
1 2 1 Node CLK_000_P_SYNC_0_.D
1 1 1 Node CLK_000_P_SYNC_0_.C
1 1 1 Node CLK_000_P_SYNC_1_.D
1 1 1 Node CLK_000_P_SYNC_1_.C
1 1 1 Node CLK_000_P_SYNC_2_.D
1 1 1 Node CLK_000_P_SYNC_2_.C
1 1 1 Node CLK_000_P_SYNC_3_.D
1 1 1 Node CLK_000_P_SYNC_3_.C
1 1 1 Node CLK_000_P_SYNC_4_.D
1 1 1 Node CLK_000_P_SYNC_4_.C
1 1 1 Node CLK_000_P_SYNC_5_.D
1 1 1 Node CLK_000_P_SYNC_5_.C
1 1 1 Node CLK_000_P_SYNC_6_.D
1 1 1 Node CLK_000_P_SYNC_6_.C
1 1 1 Node CLK_000_P_SYNC_7_.D
1 1 1 Node CLK_000_P_SYNC_7_.C
1 1 1 Node CLK_000_P_SYNC_8_.D
1 1 1 Node CLK_000_P_SYNC_8_.C
1 1 1 Node CLK_000_P_SYNC_9_.D
1 1 1 Node CLK_000_P_SYNC_9_.C
1 1 1 Node CLK_000_N_SYNC_1_.D
1 1 1 Node CLK_000_N_SYNC_1_.C
1 1 1 Node CLK_000_N_SYNC_2_.D
1 1 1 Node CLK_000_N_SYNC_2_.C
1 1 1 Node CLK_000_N_SYNC_3_.D
1 1 1 Node CLK_000_N_SYNC_3_.C
1 1 1 Node CLK_000_N_SYNC_4_.D
1 1 1 Node CLK_000_N_SYNC_4_.C
1 1 1 Node CLK_000_N_SYNC_5_.D
1 1 1 Node CLK_000_N_SYNC_5_.C
1 1 1 Node CLK_000_N_SYNC_6_.D
1 1 1 Node CLK_000_N_SYNC_6_.C
1 1 1 Node CLK_000_N_SYNC_7_.D
1 1 1 Node CLK_000_N_SYNC_7_.C
1 1 1 Node CLK_000_N_SYNC_8_.D
1 1 1 Node CLK_000_N_SYNC_8_.C
1 1 1 Node CLK_000_N_SYNC_9_.D
1 1 1 Node CLK_000_N_SYNC_9_.C
1 1 1 Node CLK_000_N_SYNC_10_.D
1 1 1 Node CLK_000_N_SYNC_10_.C
1 1 1 Node CLK_000_N_SYNC_11_.D
1 1 1 Node CLK_000_N_SYNC_11_.C
1 1 1 Node inst_CLK_000_NE_D0.D
1 1 1 Node inst_CLK_000_NE_D0.C
2 5 1 Node inst_AMIGA_BUS_ENABLE_DMA_HIGH.D-
1 1 1 Node inst_AMIGA_BUS_ENABLE_DMA_HIGH.C
3 8 1 Node SM_AMIGA_6_.D
1 1 1 Node SM_AMIGA_6_.C
8 10 1 Node inst_CLK_030_H.D
1 1 1 Node inst_CLK_030_H.C
3 6 1 Node SM_AMIGA_1_.D
1 1 1 Node SM_AMIGA_1_.C
5 13 1 Node SM_AMIGA_3_.T
1 1 1 Node SM_AMIGA_3_.C
4 13 1 Node SM_AMIGA_2_.D
1 1 1 Node SM_AMIGA_2_.C
14 20 1 Node SM_AMIGA_i_7_.D
1 1 1 Node SM_AMIGA_i_7_.C
2 14 1 Node CIIN_0
=========
351 P-Term Total: 351
Total Pins: 61
Total Nodes: 79
Average P-Term/Output: 2
Equations:
SIZE_1_ = (!SIZE_DMA_0_.Q & SIZE_DMA_1_.Q);
SIZE_1_.OE = (!nEXP_SPACE & !BGACK_030.Q);
AHIGH_31_ = (0);
AHIGH_31_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!AS_030 = (!inst_AS_000_DMA.Q & !AS_000.PIN);
AS_030.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!AS_000 = (!inst_AS_000_INT.Q & !AS_030.PIN);
AS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!DS_030 = (!inst_DS_000_DMA.Q & !AS_000.PIN);
DS_030.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!UDS_000 = (!inst_UDS_000_INT.Q & inst_DS_000_ENABLE.Q);
UDS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!LDS_000 = (!inst_LDS_000_INT.Q & inst_DS_000_ENABLE.Q);
LDS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
BERR = (0);
BERR.OE = (FC_1_ & BGACK_000 & FPU_SENSE & !A_DECODE_19_ & !A_DECODE_18_ & A_DECODE_17_ & !A_DECODE_16_ & FC_0_ & !AS_030.PIN);
CLK_DIV_OUT.D = (inst_CLK_OUT_PRE_D.Q);
CLK_DIV_OUT.C = (CLK_OSZI);
!FPU_CS = (FC_1_ & BGACK_000 & !FPU_SENSE & !A_DECODE_19_ & !A_DECODE_18_ & A_DECODE_17_ & !A_DECODE_16_ & FC_0_ & !AS_030.PIN);
AVEC = (1);
E = (cpu_est_2_.Q & !cpu_est_3_.Q & cpu_est_1_.Q
# !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_1_.Q);
RESET = (0);
RESET.OE = (!inst_RESET_OUT.Q);
AMIGA_ADDR_ENABLE = (0);
AMIGA_BUS_DATA_DIR = (BGACK_030.Q & !RW_000.PIN
# !nEXP_SPACE & !BGACK_030.Q & !AS_000.PIN & RW_000.PIN);
!AMIGA_BUS_ENABLE_LOW = (!BGACK_030.Q & !inst_AMIGA_BUS_ENABLE_DMA_LOW.Q);
AMIGA_BUS_ENABLE_HIGH = (!BGACK_030.Q & inst_AMIGA_BUS_ENABLE_DMA_HIGH.Q
# BGACK_030.Q & !SM_AMIGA_i_7_.Q
# CLK_000 & BGACK_030.Q & SM_AMIGA_0_.Q);
CIIN = (A_DECODE_23_ & A_DECODE_22_ & A_DECODE_21_ & A_DECODE_20_ & !inst_AS_030_D0.Q & !AHIGH_24_.PIN & !AHIGH_25_.PIN & !AHIGH_26_.PIN & !AHIGH_27_.PIN & !AHIGH_28_.PIN & !AHIGH_29_.PIN & !AHIGH_30_.PIN & !AHIGH_31_.PIN);
CIIN.OE = (CIIN_0);
SIZE_0_ = (SIZE_DMA_0_.Q & !SIZE_DMA_1_.Q);
SIZE_0_.OE = (!nEXP_SPACE & !BGACK_030.Q);
AHIGH_30_ = (0);
AHIGH_30_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_29_ = (0);
AHIGH_29_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_28_ = (0);
AHIGH_28_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_27_ = (0);
AHIGH_27_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_26_ = (0);
AHIGH_26_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_25_ = (0);
AHIGH_25_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_24_ = (0);
AHIGH_24_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!IPL_030_2_.D = (!IPL_2_ & RST & !IPL_030_2_.Q
# RST & !IPL_D0_2_.Q & !IPL_030_2_.Q
# RST & !IPL_0_ & IPL_D0_0_.Q & !IPL_030_2_.Q
# RST & IPL_0_ & !IPL_D0_0_.Q & !IPL_030_2_.Q
# RST & !IPL_1_ & IPL_D0_1_.Q & !IPL_030_2_.Q
# RST & IPL_1_ & !IPL_D0_1_.Q & !IPL_030_2_.Q
# !IPL_2_ & RST & IPL_1_ & IPL_0_ & IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_2_.C = (CLK_OSZI);
RW_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!RW_000.D = (RST & SM_AMIGA_5_.Q & !RW.PIN
# RST & !CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & !RW_000.Q & SM_AMIGA_i_7_.Q
# RST & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !RW_000.Q & SM_AMIGA_i_7_.Q);
RW_000.C = (CLK_OSZI);
A_0_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
A_0_.D = (!RST
# !BGACK_030.Q & UDS_000.PIN
# BGACK_030.Q & inst_BGACK_030_INT_D.Q & A_0_.Q);
A_0_.C = (CLK_OSZI);
!IPL_030_1_.D = (RST & !IPL_1_ & !IPL_030_1_.Q
# RST & !IPL_D0_1_.Q & !IPL_030_1_.Q
# RST & !IPL_0_ & IPL_D0_0_.Q & !IPL_030_1_.Q
# RST & IPL_0_ & !IPL_D0_0_.Q & !IPL_030_1_.Q
# !IPL_2_ & RST & IPL_D0_2_.Q & !IPL_030_1_.Q
# IPL_2_ & RST & !IPL_D0_2_.Q & !IPL_030_1_.Q
# IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_1_.C = (CLK_OSZI);
!IPL_030_0_.D = (RST & !IPL_0_ & !IPL_030_0_.Q
# RST & !IPL_D0_0_.Q & !IPL_030_0_.Q
# RST & !IPL_1_ & IPL_D0_1_.Q & !IPL_030_0_.Q
# RST & IPL_1_ & !IPL_D0_1_.Q & !IPL_030_0_.Q
# !IPL_2_ & RST & IPL_D0_2_.Q & !IPL_030_0_.Q
# IPL_2_ & RST & !IPL_D0_2_.Q & !IPL_030_0_.Q
# IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & IPL_D0_2_.Q
# IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# !IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_0_.C = (CLK_OSZI);
!BG_000.D = (!BG_030 & RST & !BG_000.Q
# nEXP_SPACE & !BG_030 & RST & inst_AS_030_D0.Q & CLK_000_D_0_.Q);
BG_000.C = (CLK_OSZI);
BGACK_030.D = (!RST
# BGACK_000 & BGACK_030.Q
# BGACK_000 & CLK_000_P_SYNC_10_.Q & AS_000.PIN);
BGACK_030.C = (CLK_OSZI);
CLK_EXP.D = (inst_CLK_OUT_PRE_D.Q);
CLK_EXP.C = (CLK_OSZI);
DSACK1.OE = (nEXP_SPACE);
!DSACK1.D = (RST & !CLK_000_D_11_.Q & CLK_000_D_12_.Q & SM_AMIGA_1_.Q
# RST & !inst_AS_030_D0.Q & !DSACK1.Q & BERR.PIN
# !CLK_030 & RST & !CLK_000_D_10_.Q & CLK_000_D_11_.Q & SM_AMIGA_1_.Q
# RST & inst_CLK_OUT_PRE_D.Q & !CLK_000_D_10_.Q & CLK_000_D_11_.Q & SM_AMIGA_1_.Q);
DSACK1.C = (CLK_OSZI);
VMA.T = (!RST & !VMA.Q
# !VMA.Q & !cpu_est_2_.Q & !cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & CLK_000_P_SYNC_10_.Q
# RST & VMA.Q & !cpu_est_2_.Q & !cpu_est_3_.Q & cpu_est_0_.Q & cpu_est_1_.Q & !inst_VPA_D.Q & CLK_000_N_SYNC_12_.Q);
VMA.C = (CLK_OSZI);
RW.OE = (!BGACK_030.Q & inst_RESET_OUT.Q);
!RW.D = (RST & !BGACK_030.Q & !RW_000.PIN
# RST & BGACK_030.Q & inst_BGACK_030_INT_D.Q & !RW.Q);
RW.C = (CLK_OSZI);
N_226 = (!nEXP_SPACE & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q
# inst_AS_030_000_SYNC.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q
# !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !CLK_000_N_SYNC_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q);
cpu_est_2_.D = (cpu_est_2_.Q & !cpu_est_0_.Q
# cpu_est_2_.Q & !cpu_est_1_.Q
# cpu_est_2_.Q & !inst_CLK_000_NE_D0.Q
# !cpu_est_2_.Q & cpu_est_0_.Q & cpu_est_1_.Q & inst_CLK_000_NE_D0.Q);
cpu_est_2_.C = (CLK_OSZI);
cpu_est_3_.D = (cpu_est_3_.Q & !inst_CLK_000_NE_D0.Q
# !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q
# cpu_est_2_.Q & cpu_est_0_.Q & cpu_est_1_.Q & inst_CLK_000_NE_D0.Q);
cpu_est_3_.C = (CLK_OSZI);
cpu_est_0_.D = (!cpu_est_0_.Q & inst_CLK_000_NE_D0.Q
# cpu_est_0_.Q & !inst_CLK_000_NE_D0.Q);
cpu_est_0_.C = (CLK_OSZI);
cpu_est_1_.D = (!cpu_est_0_.Q & cpu_est_1_.Q
# cpu_est_1_.Q & !inst_CLK_000_NE_D0.Q
# !cpu_est_3_.Q & cpu_est_0_.Q & !cpu_est_1_.Q & inst_CLK_000_NE_D0.Q);
cpu_est_1_.C = (CLK_OSZI);
!inst_AS_000_INT.D = (RST & SM_AMIGA_5_.Q
# RST & !inst_AS_000_INT.Q & !inst_AS_030_D0.Q & BERR.PIN);
inst_AS_000_INT.C = (CLK_OSZI);
!inst_AMIGA_BUS_ENABLE_DMA_LOW.D = (RST & A_1_ & !BGACK_030.Q
# RST & BGACK_030.Q & !inst_AMIGA_BUS_ENABLE_DMA_LOW.Q & inst_BGACK_030_INT_D.Q);
inst_AMIGA_BUS_ENABLE_DMA_LOW.C = (CLK_OSZI);
!inst_AS_030_D0.D = (RST & !AS_030.PIN);
inst_AS_030_D0.C = (CLK_OSZI);
!inst_AS_030_000_SYNC.D = (RST & !inst_AS_030_D0.Q & !inst_AS_030_000_SYNC.Q & BERR.PIN
# !FC_1_ & nEXP_SPACE & RST & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_19_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_18_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & !A_DECODE_17_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_16_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & !FC_0_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN);
inst_AS_030_000_SYNC.C = (CLK_OSZI);
!inst_BGACK_030_INT_D.D = (RST & !BGACK_030.Q);
inst_BGACK_030_INT_D.C = (CLK_OSZI);
inst_AS_000_DMA.D = (!RST
# BGACK_030.Q
# AS_000.PIN
# !CLK_030 & inst_AS_000_DMA.Q
# CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q
# !CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q
# UDS_000.PIN & LDS_000.PIN);
inst_AS_000_DMA.C = (CLK_OSZI);
inst_DS_000_DMA.D = (!RST
# BGACK_030.Q
# AS_000.PIN
# CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q
# !CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q
# UDS_000.PIN & LDS_000.PIN
# !CLK_030 & inst_DS_000_DMA.Q & !RW_000.PIN
# inst_DS_000_DMA.Q & !inst_CLK_030_H.Q & !RW_000.PIN
# CLK_030 & inst_AS_000_DMA.Q & inst_CLK_030_H.Q & !RW_000.PIN);
inst_DS_000_DMA.C = (CLK_OSZI);
CYCLE_DMA_0_.D = (RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CLK_000_P_SYNC_10_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CLK_000_P_SYNC_10_.Q & !AS_000.PIN);
CYCLE_DMA_0_.C = (CLK_OSZI);
CYCLE_DMA_1_.D = (RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_1_.Q & !CLK_000_P_SYNC_10_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & CLK_000_P_SYNC_10_.Q & !AS_000.PIN);
CYCLE_DMA_1_.C = (CLK_OSZI);
!SIZE_DMA_0_.D = (RST & BGACK_030.Q & !inst_BGACK_030_INT_D.Q
# RST & BGACK_030.Q & !SIZE_DMA_0_.Q
# RST & !BGACK_030.Q & !UDS_000.PIN & !LDS_000.PIN);
SIZE_DMA_0_.C = (CLK_OSZI);
SIZE_DMA_1_.D = (!RST
# BGACK_030.Q & inst_BGACK_030_INT_D.Q & SIZE_DMA_1_.Q
# !BGACK_030.Q & !UDS_000.PIN & !LDS_000.PIN);
SIZE_DMA_1_.C = (CLK_OSZI);
!inst_VPA_D.D = (!VPA & RST);
inst_VPA_D.C = (CLK_OSZI);
!inst_UDS_000_INT.D = (RST & !inst_UDS_000_INT.Q & !SM_AMIGA_6_.Q
# RST & SM_AMIGA_6_.Q & !A_0_.PIN);
inst_UDS_000_INT.C = (CLK_OSZI);
inst_LDS_000_INT.D = (!RST
# inst_LDS_000_INT.Q & !SM_AMIGA_6_.Q
# SM_AMIGA_6_.Q & SIZE_0_.PIN & !SIZE_1_.PIN & !A_0_.PIN);
inst_LDS_000_INT.C = (CLK_OSZI);
inst_CLK_OUT_PRE_D.D = (inst_CLK_OUT_PRE_50.Q);
inst_CLK_OUT_PRE_D.C = (CLK_OSZI);
CLK_000_D_10_.D = (CLK_000_D_9_.Q);
CLK_000_D_10_.C = (CLK_OSZI);
CLK_000_D_11_.D = (CLK_000_D_10_.Q);
CLK_000_D_11_.C = (CLK_OSZI);
!inst_DTACK_D0.D = (!DTACK & RST);
inst_DTACK_D0.C = (CLK_OSZI);
inst_RESET_OUT.D = (RST & inst_RESET_OUT.Q
# RST & CLK_000_N_SYNC_12_.Q & RST_DLY_0_.Q & RST_DLY_1_.Q & RST_DLY_2_.Q);
inst_RESET_OUT.C = (CLK_OSZI);
inst_CLK_OUT_PRE_50.D = (!inst_CLK_OUT_PRE_50.Q);
inst_CLK_OUT_PRE_50.C = (CLK_OSZI);
CLK_000_D_1_.D = (CLK_000_D_0_.Q);
CLK_000_D_1_.C = (CLK_OSZI);
CLK_000_D_0_.D = (CLK_000);
CLK_000_D_0_.C = (CLK_OSZI);
CLK_000_P_SYNC_10_.D = (CLK_000_P_SYNC_9_.Q);
CLK_000_P_SYNC_10_.C = (CLK_OSZI);
SM_AMIGA_5_.D = (RST & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & SM_AMIGA_6_.Q
# RST & SM_AMIGA_5_.Q & !CLK_000_N_SYNC_12_.Q & BERR.PIN
# RST & SM_AMIGA_5_.Q & SM_AMIGA_6_.Q & BERR.PIN);
SM_AMIGA_5_.C = (CLK_OSZI);
!IPL_D0_0_.D = (RST & !IPL_0_);
IPL_D0_0_.C = (CLK_OSZI);
!IPL_D0_1_.D = (RST & !IPL_1_);
IPL_D0_1_.C = (CLK_OSZI);
!IPL_D0_2_.D = (!IPL_2_ & RST);
IPL_D0_2_.C = (CLK_OSZI);
CLK_000_D_2_.D = (CLK_000_D_1_.Q);
CLK_000_D_2_.C = (CLK_OSZI);
CLK_000_D_3_.D = (CLK_000_D_2_.Q);
CLK_000_D_3_.C = (CLK_OSZI);
CLK_000_D_4_.D = (CLK_000_D_3_.Q);
CLK_000_D_4_.C = (CLK_OSZI);
CLK_000_D_5_.D = (CLK_000_D_4_.Q);
CLK_000_D_5_.C = (CLK_OSZI);
CLK_000_D_6_.D = (CLK_000_D_5_.Q);
CLK_000_D_6_.C = (CLK_OSZI);
CLK_000_D_7_.D = (CLK_000_D_6_.Q);
CLK_000_D_7_.C = (CLK_OSZI);
CLK_000_D_8_.D = (CLK_000_D_7_.Q);
CLK_000_D_8_.C = (CLK_OSZI);
CLK_000_D_9_.D = (CLK_000_D_8_.Q);
CLK_000_D_9_.C = (CLK_OSZI);
CLK_000_D_12_.D = (CLK_000_D_11_.Q);
CLK_000_D_12_.C = (CLK_OSZI);
SM_AMIGA_0_.D = (RST & !SM_AMIGA_0_.Q & CLK_000_N_SYNC_12_.Q & SM_AMIGA_1_.Q
# RST & !CLK_000_P_SYNC_10_.Q & SM_AMIGA_0_.Q & BERR.PIN);
SM_AMIGA_0_.C = (CLK_OSZI);
CLK_000_N_SYNC_0_.D = (CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
CLK_000_N_SYNC_0_.C = (CLK_OSZI);
SM_AMIGA_4_.D = (RST & SM_AMIGA_5_.Q & SM_AMIGA_4_.Q
# RST & SM_AMIGA_5_.Q & CLK_000_N_SYNC_12_.Q
# RST & !CLK_000_P_SYNC_10_.Q & SM_AMIGA_4_.Q & BERR.PIN);
SM_AMIGA_4_.C = (CLK_OSZI);
inst_DS_000_ENABLE.D = (RST & !inst_AS_030_D0.Q & inst_DS_000_ENABLE.Q & BERR.PIN
# RST & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q
# RST & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q
# RST & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q & RW.PIN
# RST & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q & RW.PIN);
inst_DS_000_ENABLE.C = (CLK_OSZI);
CLK_000_N_SYNC_12_.D = (CLK_000_N_SYNC_11_.Q);
CLK_000_N_SYNC_12_.C = (CLK_OSZI);
RST_DLY_0_.D = (RST & !CLK_000_N_SYNC_12_.Q & RST_DLY_0_.Q
# RST & CLK_000_N_SYNC_12_.Q & !RST_DLY_0_.Q
# RST & RST_DLY_0_.Q & RST_DLY_1_.Q & RST_DLY_2_.Q);
RST_DLY_0_.C = (CLK_OSZI);
RST_DLY_1_.D = (RST & !CLK_000_N_SYNC_12_.Q & RST_DLY_1_.Q
# RST & !RST_DLY_0_.Q & RST_DLY_1_.Q
# RST & RST_DLY_1_.Q & RST_DLY_2_.Q
# RST & CLK_000_N_SYNC_12_.Q & RST_DLY_0_.Q & !RST_DLY_1_.Q);
RST_DLY_1_.C = (CLK_OSZI);
RST_DLY_2_.D = (RST & RST_DLY_2_.Q
# RST & CLK_000_N_SYNC_12_.Q & RST_DLY_0_.Q & RST_DLY_1_.Q);
RST_DLY_2_.C = (CLK_OSZI);
CLK_000_P_SYNC_0_.D = (!CLK_000_D_1_.Q & CLK_000_D_0_.Q);
CLK_000_P_SYNC_0_.C = (CLK_OSZI);
CLK_000_P_SYNC_1_.D = (CLK_000_P_SYNC_0_.Q);
CLK_000_P_SYNC_1_.C = (CLK_OSZI);
CLK_000_P_SYNC_2_.D = (CLK_000_P_SYNC_1_.Q);
CLK_000_P_SYNC_2_.C = (CLK_OSZI);
CLK_000_P_SYNC_3_.D = (CLK_000_P_SYNC_2_.Q);
CLK_000_P_SYNC_3_.C = (CLK_OSZI);
CLK_000_P_SYNC_4_.D = (CLK_000_P_SYNC_3_.Q);
CLK_000_P_SYNC_4_.C = (CLK_OSZI);
CLK_000_P_SYNC_5_.D = (CLK_000_P_SYNC_4_.Q);
CLK_000_P_SYNC_5_.C = (CLK_OSZI);
CLK_000_P_SYNC_6_.D = (CLK_000_P_SYNC_5_.Q);
CLK_000_P_SYNC_6_.C = (CLK_OSZI);
CLK_000_P_SYNC_7_.D = (CLK_000_P_SYNC_6_.Q);
CLK_000_P_SYNC_7_.C = (CLK_OSZI);
CLK_000_P_SYNC_8_.D = (CLK_000_P_SYNC_7_.Q);
CLK_000_P_SYNC_8_.C = (CLK_OSZI);
CLK_000_P_SYNC_9_.D = (CLK_000_P_SYNC_8_.Q);
CLK_000_P_SYNC_9_.C = (CLK_OSZI);
CLK_000_N_SYNC_1_.D = (CLK_000_N_SYNC_0_.Q);
CLK_000_N_SYNC_1_.C = (CLK_OSZI);
CLK_000_N_SYNC_2_.D = (CLK_000_N_SYNC_1_.Q);
CLK_000_N_SYNC_2_.C = (CLK_OSZI);
CLK_000_N_SYNC_3_.D = (CLK_000_N_SYNC_2_.Q);
CLK_000_N_SYNC_3_.C = (CLK_OSZI);
CLK_000_N_SYNC_4_.D = (CLK_000_N_SYNC_3_.Q);
CLK_000_N_SYNC_4_.C = (CLK_OSZI);
CLK_000_N_SYNC_5_.D = (CLK_000_N_SYNC_4_.Q);
CLK_000_N_SYNC_5_.C = (CLK_OSZI);
CLK_000_N_SYNC_6_.D = (CLK_000_N_SYNC_5_.Q);
CLK_000_N_SYNC_6_.C = (CLK_OSZI);
CLK_000_N_SYNC_7_.D = (CLK_000_N_SYNC_6_.Q);
CLK_000_N_SYNC_7_.C = (CLK_OSZI);
CLK_000_N_SYNC_8_.D = (CLK_000_N_SYNC_7_.Q);
CLK_000_N_SYNC_8_.C = (CLK_OSZI);
CLK_000_N_SYNC_9_.D = (CLK_000_N_SYNC_8_.Q);
CLK_000_N_SYNC_9_.C = (CLK_OSZI);
CLK_000_N_SYNC_10_.D = (CLK_000_N_SYNC_9_.Q);
CLK_000_N_SYNC_10_.C = (CLK_OSZI);
CLK_000_N_SYNC_11_.D = (CLK_000_N_SYNC_10_.Q);
CLK_000_N_SYNC_11_.C = (CLK_OSZI);
inst_CLK_000_NE_D0.D = (CLK_000_N_SYNC_12_.Q);
inst_CLK_000_NE_D0.C = (CLK_OSZI);
!inst_AMIGA_BUS_ENABLE_DMA_HIGH.D = (RST & !A_1_ & !BGACK_030.Q
# RST & BGACK_030.Q & inst_BGACK_030_INT_D.Q & !inst_AMIGA_BUS_ENABLE_DMA_HIGH.Q);
inst_AMIGA_BUS_ENABLE_DMA_HIGH.C = (CLK_OSZI);
SM_AMIGA_6_.D = (RST & SM_AMIGA_6_.Q & !SM_AMIGA_i_7_.Q
# RST & !CLK_000_P_SYNC_10_.Q & SM_AMIGA_6_.Q & BERR.PIN
# nEXP_SPACE & RST & !inst_AS_030_000_SYNC.Q & CLK_000_N_SYNC_0_.Q & !SM_AMIGA_i_7_.Q);
SM_AMIGA_6_.C = (CLK_OSZI);
inst_CLK_030_H.D = (RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !UDS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !UDS_000.PIN
# RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !LDS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !LDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN & !UDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & !AS_000.PIN & !UDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN & !LDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & !AS_000.PIN & !LDS_000.PIN);
inst_CLK_030_H.C = (CLK_OSZI);
SM_AMIGA_1_.D = (RST & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_1_.Q & SM_AMIGA_2_.Q
# RST & !CLK_000_N_SYNC_12_.Q & SM_AMIGA_1_.Q & BERR.PIN
# RST & SM_AMIGA_1_.Q & SM_AMIGA_2_.Q & BERR.PIN);
SM_AMIGA_1_.C = (CLK_OSZI);
SM_AMIGA_3_.T = (!RST & SM_AMIGA_3_.Q
# SM_AMIGA_3_.Q & !BERR.PIN
# RST & CLK_000_P_SYNC_10_.Q & SM_AMIGA_4_.Q & !SM_AMIGA_3_.Q
# inst_VPA_D.Q & !inst_DTACK_D0.Q & !SM_AMIGA_4_.Q & inst_CLK_000_NE_D0.Q & SM_AMIGA_3_.Q
# !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & !SM_AMIGA_4_.Q & inst_CLK_000_NE_D0.Q & SM_AMIGA_3_.Q);
SM_AMIGA_3_.C = (CLK_OSZI);
SM_AMIGA_2_.D = (RST & SM_AMIGA_3_.Q & SM_AMIGA_2_.Q
# RST & !CLK_000_P_SYNC_10_.Q & SM_AMIGA_2_.Q & BERR.PIN
# RST & inst_VPA_D.Q & !inst_DTACK_D0.Q & inst_CLK_000_NE_D0.Q & SM_AMIGA_3_.Q
# RST & !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & inst_CLK_000_NE_D0.Q & SM_AMIGA_3_.Q);
SM_AMIGA_2_.C = (CLK_OSZI);
SM_AMIGA_i_7_.D = (RST & !N_226 & !CLK_000_P_SYNC_10_.Q & BERR.PIN
# RST & !N_226 & !SM_AMIGA_0_.Q & BERR.PIN
# RST & !N_226 & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_0_.Q & CLK_000_N_SYNC_12_.Q & !SM_AMIGA_3_.Q
# RST & !N_226 & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_3_.Q
# RST & !N_226 & inst_VPA_D.Q & !inst_DTACK_D0.Q & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_0_.Q & CLK_000_N_SYNC_12_.Q & inst_CLK_000_NE_D0.Q
# RST & !N_226 & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & CLK_000_N_SYNC_12_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q
# RST & !N_226 & inst_VPA_D.Q & !inst_DTACK_D0.Q & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_1_.Q
# RST & !N_226 & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q
# RST & !N_226 & inst_VPA_D.Q & !inst_DTACK_D0.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & CLK_000_N_SYNC_12_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_2_.Q
# RST & !N_226 & inst_VPA_D.Q & !inst_DTACK_D0.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_2_.Q
# RST & !N_226 & !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_0_.Q & CLK_000_N_SYNC_12_.Q & inst_CLK_000_NE_D0.Q
# RST & !N_226 & !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & CLK_000_P_SYNC_10_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_1_.Q
# RST & !N_226 & !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & CLK_000_N_SYNC_12_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_2_.Q
# RST & !N_226 & !VMA.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !inst_VPA_D.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_4_.Q & inst_CLK_000_NE_D0.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_2_.Q);
SM_AMIGA_i_7_.C = (CLK_OSZI);
CIIN_0 = (nEXP_SPACE
# A_DECODE_23_ & A_DECODE_22_ & A_DECODE_21_ & A_DECODE_20_ & !inst_AS_030_D0.Q & !AHIGH_24_.PIN & !AHIGH_25_.PIN & !AHIGH_26_.PIN & !AHIGH_27_.PIN & !AHIGH_28_.PIN & !AHIGH_29_.PIN & !AHIGH_30_.PIN & !AHIGH_31_.PIN);
Reverse-Polarity Equations:
Reference in New Issue View Git Blame Copy Permalink