mirror of https://github.com/kr239/68030tk.git
42 lines
1.7 KiB
Plaintext
42 lines
1.7 KiB
Plaintext
Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May 6 2014
|
|
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use or distribution of the software is strictly prohibited.
|
|
Product Version I-2014.03LC
|
|
@N: MF248 |Running in 64-bit mode.
|
|
Encoding state machine SM_AMIGA[0:7] (view:work.BUS68030(behavioral))
|
|
original code -> new code
|
|
000 -> 00000000
|
|
001 -> 00000011
|
|
010 -> 00000101
|
|
011 -> 00001001
|
|
100 -> 00010001
|
|
101 -> 00100001
|
|
110 -> 01000001
|
|
111 -> 10000001
|
|
@N: MO106 :"c:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":183:4:183:7|Found ROM, 'pos_clk\.cpu_est_11[3:0]', 16 words by 4 bits
|
|
@W: BN132 :"c:\users\matze\documents\github\68030tk\logic\68030-68000-bus.vhd":132:34:132:36|Removing instance CLK_000_P_SYNC[10], because it is equivalent to instance CLK_000_PE
|
|
---------------------------------------
|
|
Resource Usage Report
|
|
|
|
Simple gate primitives:
|
|
DFF 73 uses
|
|
BI_DIR 11 uses
|
|
IBUF 32 uses
|
|
OBUF 16 uses
|
|
BUFTH 2 uses
|
|
AND2 269 uses
|
|
INV 240 uses
|
|
OR2 28 uses
|
|
XOR2 5 uses
|
|
|
|
|
|
@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
|
|
I-2014.03LC
|
|
Mapper successful!
|
|
|
|
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 105MB)
|
|
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
|
# Sun Mar 15 13:42:32 2015
|
|
|
|
###########################################################]
|