mirror of https://github.com/kr239/68030tk.git
137 lines
7.3 KiB
Tal
137 lines
7.3 KiB
Tal
|
|
|
|
Design Name = 68030_tk.tt4
|
|
~~~~~~~~~~~~~~~~~~~~~~~~~~
|
|
|
|
|
|
*******************
|
|
* TIMING ANALYSIS *
|
|
*******************
|
|
|
|
Timing Analysis KEY:
|
|
One unit of delay time is equivalent to one pass
|
|
through the Central Switch Matrix.
|
|
.. Delay ( in this column ) not applicable to the indicated signal.
|
|
TSU, Set-Up Time ( 0 for input-paired signals ),
|
|
represents the number of switch matrix passes between
|
|
an input pin and a register setup before clock.
|
|
TSU is reported on the register.
|
|
TCO, Clocked Output-to-Pin Time ( 0 for output-paired signals ),
|
|
represents the number of switch matrix passes between
|
|
a clocked register and an output pin.
|
|
TCO is reported on the register.
|
|
TPD, Propagation Delay Time ( calculated only for combinatorial eqns.),
|
|
represents the number of switch matrix passes between
|
|
an input pin and an output pin.
|
|
TPD is reported on the output pin.
|
|
TCR, Clocked Output-to-Register Time,
|
|
represents the number of switch matrix passes between
|
|
a clocked register and the register it drives ( before clock ).
|
|
TCR is reported on the driving register.
|
|
|
|
TSU TCO TPD TCR
|
|
#passes #passes #passes #passes
|
|
SIGNAL NAME min max min max min max min max
|
|
inst_AS_000_DMA 1 4 1 4 .. .. 1 5
|
|
A0 1 4 0 0 .. .. 1 1
|
|
RN_A0 1 4 0 0 .. .. 1 1
|
|
inst_AS_000_INT 1 1 1 3 .. .. 2 4
|
|
inst_DS_000_DMA 1 4 1 2 .. .. 2 3
|
|
SIZE_DMA_0_ 1 4 1 1 .. .. 2 2
|
|
SIZE_DMA_1_ 1 4 1 1 .. .. 2 2
|
|
inst_CLK_030_H 1 4 .. .. .. .. 1 1
|
|
UDS_000 .. .. .. .. 1 3 .. ..
|
|
LDS_000 .. .. .. .. 1 3 .. ..
|
|
inst_DS_030_D0 1 3 .. .. .. .. 1 1
|
|
DS_030 .. .. .. .. 1 2 .. ..
|
|
FPU_CS .. .. .. .. 1 2 .. ..
|
|
AMIGA_BUS_DATA_DIR .. .. .. .. 1 2 .. ..
|
|
SM_AMIGA_5_ 1 1 .. .. .. .. 1 2
|
|
inst_AS_030_D0 1 2 .. .. .. .. 1 1
|
|
inst_nEXP_SPACE_D0reg 1 1 1 1 .. .. 1 2
|
|
inst_AS_030_000_SYNC 1 1 .. .. .. .. 1 2
|
|
CYCLE_DMA_0_ 1 2 .. .. .. .. 1 1
|
|
CYCLE_DMA_1_ 1 2 .. .. .. .. 1 1
|
|
inst_UDS_000_INT 1 1 1 1 .. .. 2 2
|
|
inst_LDS_000_INT 1 1 1 1 .. .. 2 2
|
|
inst_CLK_000_D1 .. .. .. .. .. .. 1 2
|
|
inst_CLK_000_D0 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_3_ 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_0_ 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_6_ 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_1_ 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_4_ 1 1 .. .. .. .. 1 2
|
|
SM_AMIGA_2_ 1 1 .. .. .. .. 1 2
|
|
inst_DS_000_ENABLE 1 1 1 1 .. .. 2 2
|
|
AS_030 .. .. .. .. 1 1 .. ..
|
|
AS_000 .. .. .. .. 1 1 .. ..
|
|
CLK_EXP .. .. .. .. 1 1 .. ..
|
|
IPL_030_2_ 1 1 0 0 .. .. 1 1
|
|
RN_IPL_030_2_ 1 1 0 0 .. .. 1 1
|
|
RW_000 1 1 0 0 .. .. 1 1
|
|
RN_RW_000 1 1 0 0 .. .. 1 1
|
|
BG_000 1 1 0 0 .. .. 1 1
|
|
RN_BG_000 1 1 0 0 .. .. 1 1
|
|
BGACK_030 1 1 0 1 .. .. 1 1
|
|
RN_BGACK_030 1 1 0 1 .. .. 1 1
|
|
IPL_030_1_ 1 1 0 0 .. .. 1 1
|
|
RN_IPL_030_1_ 1 1 0 0 .. .. 1 1
|
|
IPL_030_0_ 1 1 0 0 .. .. 1 1
|
|
RN_IPL_030_0_ 1 1 0 0 .. .. 1 1
|
|
DSACK1 1 1 0 0 .. .. 1 1
|
|
RN_DSACK1 1 1 0 0 .. .. 1 1
|
|
E .. .. 0 0 .. .. 1 1
|
|
RN_E .. .. 0 0 .. .. 1 1
|
|
VMA 1 1 0 0 .. .. 1 1
|
|
RN_VMA 1 1 0 0 .. .. 1 1
|
|
RESET 1 1 0 0 .. .. 1 1
|
|
RN_RESET 1 1 0 0 .. .. 1 1
|
|
RW 1 1 0 0 .. .. 1 1
|
|
RN_RW 1 1 0 0 .. .. 1 1
|
|
cpu_est_0_ .. .. .. .. .. .. 1 1
|
|
cpu_est_1_ .. .. .. .. .. .. 1 1
|
|
inst_AMIGA_BUS_ENABLE_DMA_LOW 1 1 1 1 .. .. .. ..
|
|
inst_BGACK_030_INT_D 1 1 .. .. .. .. 1 1
|
|
inst_VPA_D 1 1 .. .. .. .. 1 1
|
|
inst_CLK_OUT_PRE_D .. .. .. .. .. .. 1 1
|
|
inst_DTACK_D0 1 1 .. .. .. .. 1 1
|
|
inst_CLK_OUT_PRE_50 .. .. .. .. .. .. 1 1
|
|
inst_CLK_000_PE .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_9_ .. .. .. .. .. .. 1 1
|
|
inst_CLK_000_NE .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_11_ .. .. .. .. .. .. 1 1
|
|
cpu_est_2_ .. .. .. .. .. .. 1 1
|
|
IPL_D0_0_ 1 1 .. .. .. .. 1 1
|
|
IPL_D0_1_ 1 1 .. .. .. .. 1 1
|
|
IPL_D0_2_ 1 1 .. .. .. .. 1 1
|
|
inst_CLK_000_NE_D0 .. .. .. .. .. .. 1 1
|
|
inst_AMIGA_BUS_ENABLE_DMA_HIGH 1 1 1 1 .. .. .. ..
|
|
RST_DLY_0_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_1_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_2_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_3_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_4_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_5_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_6_ 1 1 .. .. .. .. 1 1
|
|
RST_DLY_7_ 1 1 .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_0_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_1_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_2_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_3_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_4_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_5_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_6_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_7_ .. .. .. .. .. .. 1 1
|
|
CLK_000_P_SYNC_8_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_0_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_1_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_2_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_3_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_4_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_5_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_6_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_7_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_8_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_9_ .. .. .. .. .. .. 1 1
|
|
CLK_000_N_SYNC_10_ .. .. .. .. .. .. 1 1
|
|
SM_AMIGA_i_7_ 1 1 1 1 .. .. 1 1 |