Macintosh-HW
/
68030tk
mirror of https://github.com/kr239/68030tk.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
68030tk/Logic/68030_tk.rpt

1671 lines
73 KiB
Plaintext
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

|--------------------------------------------|
|- ispLEVER Fitter Report File -|
|- Version 2.0.00.17.20.15 -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|
Project_Summary
~~~~~~~~~~~~~~~
Project Name : 68030_tk
Project Path : C:\Users\Matze\Documents\GitHub\68030tk\Logic
Project Fitted on : Thu Aug 25 22:27:55 2016
Device : M4A5-128/64
Package : 100TQFP
Speed : -10
Partnumber : M4A5-128/64-10VC
Source Format : Pure_VHDL
// Project '68030_tk' was Fitted Successfully! //
Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC 0 sec
Partition 0 sec
Place 0 sec
Route 0 sec
Jedec/Report generation 0 sec
--------
Fitter 00:00:00
Design_Summary
~~~~~~~~~~~~~~
Total Input Pins : 24
Total Output Pins : 19
Total Bidir I/O Pins : 18
Total Flip-Flops : 54
Total Product Terms : 210
Total Reserved Pins : 0
Total Reserved Blocks : 0
Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
Total
Available Used Available Utilization
Dedicated Pins
Input-Only Pins 2 2 0 --> 100%
Clock/Input Pins 4 4 0 --> 100%
I/O Pins 64 55 9 --> 85%
Logic Macrocells 128 82 46 --> 64%
Input Registers 64 0 64 --> 0%
Unusable Macrocells .. 1 ..
CSM Outputs/Total Block Inputs 264 199 65 --> 75%
Logical Product Terms 640 214 426 --> 33%
Product Term Clusters 128 53 75 --> 41%

Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
# of PT
I/O Inp Macrocells Macrocells logic clusters
Fanin Pins Reg Used Unusable available PTs available Pwr
---------------------------------------------------------------------------------
Maximum 33 8 8 -- -- 16 80 16 -
---------------------------------------------------------------------------------
Block A 25 8 0 8 0 8 32 9 Lo
Block B 24 8 0 12 1 3 60 4 Lo
Block C 22 7 0 12 0 4 27 9 Lo
Block D 24 8 0 11 0 5 21 10 Lo
Block E 31 4 0 8 0 8 9 15 Lo
Block F 22 5 0 10 0 6 23 9 Lo
Block G 23 7 0 12 0 4 26 7 Lo
Block H 28 8 0 8 0 8 16 12 Lo
---------------------------------------------------------------------------------
<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
Lo = Low.

Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment : Yes
Group Assignment : No
Pin Reservation : No (1)
Block Reservation : No
@Ignore_Project_Constraints :
Pin Assignments : No
Keep Block Assignment --
Keep Segment Assignment --
Group Assignments : No
Macrocell Assignment : No
Keep Block Assignment --
Keep Segment Assignment --
@Backannotate_Project_Constraints
Pin Assignments : No
Pin And Block Assignments : No
Pin, Macrocell and Block : No
@Timing_Constraints : No
@Global_Project_Optimization :
Balanced Partitioning : Yes
Spread Placement : Yes
Note :
Pack Design :
Balanced Partitioning = No
Spread Placement = No
Spread Design :
Balanced Partitioning = Yes
Spread Placement = Yes
@Logic_Synthesis :
Logic Reduction : Yes
Node Collapsing : Yes
D/T Synthesis : Yes
Clock Optimization : No
Input Register Optimization : Yes
XOR Synthesis : Yes
Max. P-Term for Collapsing : 20
Max. P-Term for Splitting : 20
Max. Equation Fanin : 32
Keep Xor : Yes
@Utilization_options
Max. % of macrocells used : 100
Max. % of block inputs used : 100
Max. % of segment lines used : ---
Max. % of macrocells used : ---
@Import_Source_Constraint_Option No
@Zero_Hold_Time Yes
@Pull_up Yes
@User_Signature #H0
@Output_Slew_Rate Default = Slow(2)
@Power Default = High(2)
Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
Bidir and Burried Signal Lists.

Pinout_Listing
~~~~~~~~~~~~~~
| Pin |Blk |Assigned|
Pin No| Type |Pad |Pin | Signal name
---------------------------------------------------------------
1 | GND | | |
2 | JTAG | | |
3 | I_O | B7 | * |RESET
4 | I_O | B6 | * |AHIGH_31_
5 | I_O | B5 | * |AHIGH_30_
6 | I_O | B4 | * |AHIGH_29_
7 | I_O | B3 | * |IPL_030_1_
8 | I_O | B2 | * |IPL_030_0_
9 | I_O | B1 | * |IPL_030_2_
10 | I_O | B0 | * |CLK_EXP
11 | CkIn | | * |CLK_000
12 | Vcc | | |
13 | GND | | |
14 | CkIn | | * |nEXP_SPACE
15 | I_O | C0 | * |AHIGH_28_
16 | I_O | C1 | * |AHIGH_27_
17 | I_O | C2 | * |AHIGH_26_
18 | I_O | C3 | * |AHIGH_25_
19 | I_O | C4 | * |AHIGH_24_
20 | I_O | C5 | * |AMIGA_BUS_ENABLE_LOW
21 | I_O | C6 | * |BG_030
22 | I_O | C7 | |
23 | JTAG | | |
24 | JTAG | | |
25 | GND | | |
26 | GND | | |
27 | GND | | |
28 | I_O | D7 | * |BGACK_000
29 | I_O | D6 | * |BG_000
30 | I_O | D5 | * |DTACK
31 | I_O | D4 | * |LDS_000
32 | I_O | D3 | * |UDS_000
33 | I_O | D2 | * |AMIGA_ADDR_ENABLE
34 | I_O | D1 | * |AMIGA_BUS_ENABLE_HIGH
35 | I_O | D0 | * |VMA
36 | Inp | | * |VPA
37 | Vcc | | |
38 | GND | | |
39 | GND | | |
40 | Vcc | | |
41 | I_O | E0 | * |BERR
42 | I_O | E1 | * |AS_000
43 | I_O | E2 | |
44 | I_O | E3 | |
45 | I_O | E4 | |
46 | I_O | E5 | |
47 | I_O | E6 | * |CIIN
48 | I_O | E7 | * |AMIGA_BUS_DATA_DIR
49 | GND | | |
50 | GND | | |
51 | GND | | |
52 | JTAG | | |
53 | I_O | F7 | |
54 | I_O | F6 | |
55 | I_O | F5 | |
56 | I_O | F4 | * |IPL_1_
57 | I_O | F3 | * |FC_0_
58 | I_O | F2 | * |FC_1_
59 | I_O | F1 | * |A_DECODE_17_
60 | I_O | F0 | * |A_1_
61 | CkIn | | * |CLK_OSZI
62 | Vcc | | |
63 | GND | | |
64 | CkIn | | * |CLK_030
65 | I_O | G0 | * |CLK_DIV_OUT
66 | I_O | G1 | * |E
67 | I_O | G2 | * |IPL_0_
68 | I_O | G3 | * |IPL_2_
69 | I_O | G4 | * |A_0_
70 | I_O | G5 | * |SIZE_0_
71 | I_O | G6 | * |RW
72 | I_O | G7 | |
73 | JTAG | | |
74 | JTAG | | |
75 | GND | | |
76 | GND | | |
77 | GND | | |
78 | I_O | H7 | * |FPU_CS
79 | I_O | H6 | * |SIZE_1_
80 | I_O | H5 | * |RW_000
81 | I_O | H4 | * |DSACK1
82 | I_O | H3 | * |AS_030
83 | I_O | H2 | * |BGACK_030
84 | I_O | H1 | * |A_DECODE_22_
85 | I_O | H0 | * |A_DECODE_23_
86 | Inp | | * |RST
87 | Vcc | | |
88 | GND | | |
89 | GND | | |
90 | Vcc | | |
91 | I_O | A0 | * |FPU_SENSE
92 | I_O | A1 | * |AVEC
93 | I_O | A2 | * |A_DECODE_20_
94 | I_O | A3 | * |A_DECODE_21_
95 | I_O | A4 | * |A_DECODE_18_
96 | I_O | A5 | * |A_DECODE_16_
97 | I_O | A6 | * |A_DECODE_19_
98 | I_O | A7 | * |DS_030
99 | GND | | |
100 | GND | | |
---------------------------------------------------------------------------
<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type :
CkIn : Dedicated input or clock pin
CLK : Dedicated clock pin
INP : Dedicated input pin
JTAG : JTAG Control and test pin
NC : No connected

Input_Signal_List
~~~~~~~~~~~~~~~~~
P R
Pin r e O Input
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
60 F . I/O ------G- Low Slow A_1_
96 A . I/O --C-E--H Low Slow A_DECODE_16_
59 F . I/O --C-E--H Low Slow A_DECODE_17_
95 A . I/O --C-E--H Low Slow A_DECODE_18_
97 A . I/O --C-E--H Low Slow A_DECODE_19_
93 A . I/O ----E--- Low Slow A_DECODE_20_
94 A . I/O ----E--- Low Slow A_DECODE_21_
84 H . I/O ----E--- Low Slow A_DECODE_22_
85 H . I/O ----E--- Low Slow A_DECODE_23_
28 D . I/O ----E--H Low Slow BGACK_000
21 C . I/O ---D---- Low Slow BG_030
30 D . I/O -----F-- Low Slow DTACK
57 F . I/O --C-E--H Low Slow FC_0_
58 F . I/O --C-E--H Low Slow FC_1_
91 A . I/O ----E--H Low Slow FPU_SENSE
67 G . I/O -B------ Low Slow IPL_0_
56 F . I/O -B--E--- Low Slow IPL_1_
68 G . I/O -B-D---- Low Slow IPL_2_
11 . . Ck/I ---D---- - Slow CLK_000
14 . . Ck/I ABCDE-GH - Slow nEXP_SPACE
36 . . Ded A------- - Slow VPA
61 . . Ck/I ABCDEFGH - Slow CLK_OSZI
64 . . Ck/I -B------ - Slow CLK_030
86 . . Ded ABCDEFGH - Slow RST
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Output_Signal_List
~~~~~~~~~~~~~~~~~~
P R
Pin r e O Output
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
33 D 1 COM -------- Low Fast AMIGA_ADDR_ENABLE
48 E 2 COM -------- Low Fast AMIGA_BUS_DATA_DIR
34 D 2 COM -------- Low Fast AMIGA_BUS_ENABLE_HIGH
20 C 1 COM -------- Low Fast AMIGA_BUS_ENABLE_LOW
92 A 1 COM -------- Low Fast AVEC
83 H 3 DFF -------- Low Fast BGACK_030
29 D 2 DFF -------- Low Fast BG_000
47 E 1 COM -------- Low Fast CIIN
65 G 1 DFF -------- Low Fast CLK_DIV_OUT
10 B 1 DFF -------- Low Fast CLK_EXP
81 H 2 DFF -------- Low Fast DSACK1
98 A 1 COM -------- Low Fast DS_030
66 G 2 COM -------- Low Fast E
78 H 1 COM -------- Low Fast FPU_CS
8 B 10 DFF -------- Low Fast IPL_030_0_
7 B 10 DFF -------- Low Fast IPL_030_1_
9 B 10 DFF -------- Low Fast IPL_030_2_
3 B 1 COM -------- Low Fast RESET
35 D 3 TFF -------- Low Fast VMA
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Bidir_Signal_List
~~~~~~~~~~~~~~~~~
P R
Pin r e O Bidir
Pin Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
19 C 1 COM ----E--- Low Fast AHIGH_24_
18 C 1 COM ----E--- Low Fast AHIGH_25_
17 C 1 COM ----E--- Low Fast AHIGH_26_
16 C 1 COM ----E--- Low Fast AHIGH_27_
15 C 1 COM ----E--- Low Fast AHIGH_28_
6 B 1 COM ----E--- Low Fast AHIGH_29_
5 B 1 COM ----E--- Low Fast AHIGH_30_
4 B 1 COM ----E--- Low Fast AHIGH_31_
42 E 1 COM AB--EF-H Low Fast AS_000
82 H 1 COM ----E--H Low Fast AS_030
69 G 3 DFF ---D-F-- Low Fast A_0_
41 E 1 COM A-C--F-H Low Fast BERR
31 D 1 COM -B----G- Low Fast LDS_000
71 G 2 DFF -----F-H Low Fast RW
80 H 4 DFF -B--E-G- Low Fast RW_000
70 G 1 COM -----F-- Low Fast SIZE_0_
79 H 1 COM -----F-- Low Fast SIZE_1_
32 D 1 COM -B----G- Low Fast UDS_000
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Buried_Signal_List
~~~~~~~~~~~~~~~~~~
P R
Pin r e O Node
#Mc Blk PTs Type e s E Fanout Pwr Slew Signal
----------------------------------------------------------------------
G14 G 1 COM ----E--- Low Slow CIIN_0
D9 D 1 DFF A-CD-FGH Low Slow CLK_000_D_0_
H5 H 1 DFF A-CD-FGH Low Slow CLK_000_D_1_
F1 F 3 DFF -B---F-- Low Slow CYCLE_DMA_0_
F0 F 4 DFF -B---F-- Low Slow CYCLE_DMA_1_
B14 B 1 DFF -B------ Low Slow IPL_D0_0_
E9 E 1 DFF -B------ Low Slow IPL_D0_1_
D10 D 1 DFF -B------ Low Slow IPL_D0_2_
G8 G 3 DFF ------G- Low - RN_A_0_ --> A_0_
H4 H 3 DFF ABCDEFGH Low - RN_BGACK_030 --> BGACK_030
D1 D 2 DFF ---D---- Low - RN_BG_000 --> BG_000
H9 H 2 DFF -------H Low - RN_DSACK1 --> DSACK1
B5 B 10 DFF -B------ Low - RN_IPL_030_0_ --> IPL_030_0_
B9 B 10 DFF -B------ Low - RN_IPL_030_1_ --> IPL_030_1_
B4 B 10 DFF -B------ Low - RN_IPL_030_2_ --> IPL_030_2_
G0 G 2 DFF ------G- Low - RN_RW --> RW
H0 H 4 DFF -------H Low - RN_RW_000 --> RW_000
D0 D 3 TFF A--D---- Low - RN_VMA --> VMA
C6 C 4 DFF --C----- Low Slow RST_DLY_0_
C14 C 2 DFF --C----- Low Slow RST_DLY_1_
C10 C 2 DFF --C----- Low Slow RST_DLY_2_
G2 G 3 DFF ------GH Low Slow SIZE_DMA_0_
G13 G 3 DFF ------GH Low Slow SIZE_DMA_1_
H13 H 3 DFF A------H Low Slow SM_AMIGA_0_
A1 A 3 DFF A------H Low Slow SM_AMIGA_1_
A9 A 4 DFF A------- Low Slow SM_AMIGA_2_
A13 A 4 DFF A------- Low Slow SM_AMIGA_3_
F4 F 3 DFF A----F-- Low Slow SM_AMIGA_4_
A12 A 3 DFF A----F-- Low Slow SM_AMIGA_5_
C13 C 3 DFF A-CD-F-H Low Slow SM_AMIGA_6_
A8 A 13 DFF --C----H Low Slow SM_AMIGA_i_7_
D2 D 3 DFF A--D--G- Low Slow cpu_est_0_
G5 G 4 DFF A--D--G- Low Slow cpu_est_1_
G9 G 1 DFF A--D--G- Low Slow cpu_est_2_
D13 D 4 DFF A--D--G- Low Slow cpu_est_3_
G6 G 2 DFF ---D--G- Low Slow inst_AMIGA_BUS_ENABLE_DMA_HIGH
G10 G 2 DFF --C---G- Low Slow inst_AMIGA_BUS_ENABLE_DMA_LOW
B6 B 7 DFF -B-----H Low Slow inst_AS_000_DMA
F5 F 2 DFF ----EF-- Low Slow inst_AS_000_INT
C2 C 7 DFF A-CD---- Low Slow inst_AS_030_000_SYNC
E8 E 1 DFF --CDEF-H Low Slow inst_AS_030_D0
E5 E 1 DFF --C---G- Low Slow inst_BGACK_030_INT_D
B10 B 8 DFF -B------ Low Slow inst_CLK_030_H
F13 F 2 DFF -----F-- Low Slow inst_CLK_OUT_PRE_25
F2 F 1 DFF -----F-- Low Slow inst_CLK_OUT_PRE_50
F9 F 1 DFF -B----G- Low Slow inst_CLK_OUT_PRE_D
B13 B 9 DFF AB------ Low Slow inst_DS_000_DMA
F8 F 3 DFF ---D-F-- Low Slow inst_DS_000_ENABLE
F6 F 1 DFF A------- Low Slow inst_DTACK_D0
F12 F 3 DFF ---D-F-- Low Slow inst_LDS_000_INT
C9 C 2 DFF ABCDE-GH Low Slow inst_RESET_OUT
D6 D 2 DFF ---D---- Low Slow inst_UDS_000_INT
A5 A 1 DFF A--D---- Low Slow inst_VPA_D
E13 E 1 COM ------G- Low Slow un10_ciin_i
----------------------------------------------------------------------
<Note> Power : Hi = High
MH = Medium High
ML = Medium Low
Lo = Low

Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source : Fanout List
-----------------------------------------------------------------------------
AHIGH_30_{ C}: CIIN{ E} un10_ciin_i{ E}
AHIGH_29_{ C}: CIIN{ E} un10_ciin_i{ E}
SIZE_1_{ I}:inst_LDS_000_INT{ F}
AHIGH_28_{ D}: CIIN{ E} un10_ciin_i{ E}
AHIGH_27_{ D}: CIIN{ E} un10_ciin_i{ E}
AHIGH_31_{ C}: CIIN{ E} un10_ciin_i{ E}
AHIGH_26_{ D}: CIIN{ E} un10_ciin_i{ E}
AHIGH_25_{ D}: CIIN{ E} un10_ciin_i{ E}
A_DECODE_23_{ I}: CIIN{ E} un10_ciin_i{ E}
AHIGH_24_{ D}: CIIN{ E} un10_ciin_i{ E}
A_DECODE_22_{ I}: CIIN{ E} un10_ciin_i{ E}
A_DECODE_21_{ B}: CIIN{ E} un10_ciin_i{ E}
A_DECODE_20_{ B}: CIIN{ E} un10_ciin_i{ E}
A_DECODE_19_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
A_DECODE_18_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
IPL_2_{ H}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_2_{ D}
A_DECODE_17_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
A_DECODE_16_{ B}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
FC_1_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
AS_030{ I}: AS_000{ E} BERR{ E} FPU_CS{ H}
: inst_AS_030_D0{ E}
AS_000{ F}: AS_030{ H} DS_030{ A}AMIGA_BUS_DATA_DIR{ E}
: BGACK_030{ H}inst_AS_000_DMA{ B}inst_DS_000_DMA{ B}
: CYCLE_DMA_0_{ F} CYCLE_DMA_1_{ F} inst_CLK_030_H{ B}
UDS_000{ E}: A_0_{ G}inst_AS_000_DMA{ B}inst_DS_000_DMA{ B}
: SIZE_DMA_0_{ G} SIZE_DMA_1_{ G} inst_CLK_030_H{ B}
LDS_000{ E}:inst_AS_000_DMA{ B}inst_DS_000_DMA{ B} SIZE_DMA_0_{ G}
: SIZE_DMA_1_{ G} inst_CLK_030_H{ B}
nEXP_SPACE{. }: AHIGH_30_{ B} AHIGH_29_{ B} SIZE_1_{ H}
: AHIGH_28_{ C} AHIGH_27_{ C} AHIGH_31_{ B}
: AHIGH_26_{ C} AHIGH_25_{ C} AHIGH_24_{ C}
: AS_030{ H} DS_030{ A}AMIGA_BUS_DATA_DIR{ E}
: SIZE_0_{ G} BG_000{ D} A_0_{ G}
: DSACK1{ H}inst_AS_030_000_SYNC{ C} SM_AMIGA_6_{ C}
: SM_AMIGA_i_7_{ A} CIIN_0{ G}
BERR{ F}: DSACK1{ H}inst_AS_000_INT{ F}inst_AS_030_000_SYNC{ C}
:inst_DS_000_ENABLE{ F} SM_AMIGA_6_{ C} SM_AMIGA_4_{ F}
: SM_AMIGA_1_{ A} SM_AMIGA_0_{ H} SM_AMIGA_5_{ A}
: SM_AMIGA_3_{ A} SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
BG_030{ D}: BG_000{ D}
BGACK_000{ E}: BERR{ E} FPU_CS{ H} BGACK_030{ H}
CLK_030{. }:inst_AS_000_DMA{ B}inst_DS_000_DMA{ B} inst_CLK_030_H{ B}
CLK_000{. }: CLK_000_D_0_{ D}
IPL_1_{ G}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_1_{ E}
IPL_0_{ H}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
: IPL_D0_0_{ B}
FPU_SENSE{ B}: BERR{ E} FPU_CS{ H}
FC_0_{ G}: BERR{ E} FPU_CS{ H}inst_AS_030_000_SYNC{ C}
A_1_{ G}:inst_AMIGA_BUS_ENABLE_DMA_LOW{ G}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ G}
DTACK{ E}: inst_DTACK_D0{ F}
VPA{. }: inst_VPA_D{ A}
RST{. }: IPL_030_2_{ B} RW_000{ H} BG_000{ D}
: BGACK_030{ H} A_0_{ G} IPL_030_1_{ B}
: IPL_030_0_{ B} DSACK1{ H} VMA{ D}
: RW{ G}inst_AS_000_INT{ F}inst_AMIGA_BUS_ENABLE_DMA_LOW{ G}
: inst_AS_030_D0{ E}inst_AS_030_000_SYNC{ C}inst_BGACK_030_INT_D{ E}
:inst_AS_000_DMA{ B}inst_DS_000_DMA{ B} CYCLE_DMA_0_{ F}
: CYCLE_DMA_1_{ F} SIZE_DMA_0_{ G} SIZE_DMA_1_{ G}
: inst_VPA_D{ A} inst_DTACK_D0{ F} inst_RESET_OUT{ C}
: IPL_D0_0_{ B} IPL_D0_1_{ E} IPL_D0_2_{ D}
:inst_AMIGA_BUS_ENABLE_DMA_HIGH{ G}inst_LDS_000_INT{ F}inst_DS_000_ENABLE{ F}
:inst_UDS_000_INT{ D} SM_AMIGA_6_{ C} SM_AMIGA_4_{ F}
: SM_AMIGA_1_{ A} SM_AMIGA_0_{ H} RST_DLY_0_{ C}
: RST_DLY_1_{ C} RST_DLY_2_{ C} inst_CLK_030_H{ B}
: SM_AMIGA_5_{ A} SM_AMIGA_3_{ A} SM_AMIGA_2_{ A}
: SM_AMIGA_i_7_{ A}
SIZE_0_{ H}:inst_LDS_000_INT{ F}
RN_IPL_030_2_{ C}: IPL_030_2_{ B}
RW_000{ I}:AMIGA_BUS_DATA_DIR{ E} RW{ G}inst_DS_000_DMA{ B}
RN_RW_000{ I}: RW_000{ H}
RN_BG_000{ E}: BG_000{ D}
RN_BGACK_030{ I}: AHIGH_30_{ B} AHIGH_29_{ B} SIZE_1_{ H}
: AHIGH_28_{ C} AHIGH_27_{ C} AHIGH_31_{ B}
: AHIGH_26_{ C} AHIGH_25_{ C} AHIGH_24_{ C}
: AS_030{ H} AS_000{ E} DS_030{ A}
: UDS_000{ D} LDS_000{ D}AMIGA_BUS_DATA_DIR{ E}
:AMIGA_BUS_ENABLE_LOW{ C}AMIGA_BUS_ENABLE_HIGH{ D} SIZE_0_{ G}
: RW_000{ H} BGACK_030{ H} A_0_{ G}
: RW{ G}inst_AMIGA_BUS_ENABLE_DMA_LOW{ G}inst_AS_030_000_SYNC{ C}
:inst_BGACK_030_INT_D{ E}inst_AS_000_DMA{ B}inst_DS_000_DMA{ B}
: CYCLE_DMA_0_{ F} CYCLE_DMA_1_{ F} SIZE_DMA_0_{ G}
: SIZE_DMA_1_{ G}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ G} inst_CLK_030_H{ B}
A_0_{ H}:inst_LDS_000_INT{ F}inst_UDS_000_INT{ D}
RN_A_0_{ H}: A_0_{ G}
RN_IPL_030_1_{ C}: IPL_030_1_{ B}
RN_IPL_030_0_{ C}: IPL_030_0_{ B}
RN_DSACK1{ I}: DSACK1{ H}
RN_VMA{ E}: VMA{ D} SM_AMIGA_3_{ A} SM_AMIGA_2_{ A}
: SM_AMIGA_i_7_{ A}
RW{ H}: RW_000{ H}inst_DS_000_ENABLE{ F}
RN_RW{ H}: RW{ G}
un10_ciin_i{ F}: CIIN_0{ G}
cpu_est_0_{ E}: VMA{ D} cpu_est_0_{ D} cpu_est_1_{ G}
: cpu_est_2_{ G} cpu_est_3_{ D} SM_AMIGA_3_{ A}
: SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
cpu_est_1_{ H}: E{ G} VMA{ D} cpu_est_1_{ G}
: cpu_est_2_{ G} cpu_est_3_{ D} SM_AMIGA_3_{ A}
: SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
cpu_est_2_{ H}: E{ G} VMA{ D} cpu_est_2_{ G}
: cpu_est_3_{ D} SM_AMIGA_3_{ A} SM_AMIGA_2_{ A}
: SM_AMIGA_i_7_{ A}
cpu_est_3_{ E}: E{ G} VMA{ D} cpu_est_1_{ G}
: cpu_est_3_{ D} SM_AMIGA_3_{ A} SM_AMIGA_2_{ A}
: SM_AMIGA_i_7_{ A}
inst_AS_000_INT{ G}: AS_000{ E}inst_AS_000_INT{ F}
inst_AMIGA_BUS_ENABLE_DMA_LOW{ H}:AMIGA_BUS_ENABLE_LOW{ C}inst_AMIGA_BUS_ENABLE_DMA_LOW{ G}
inst_AS_030_D0{ F}: CIIN{ E} BG_000{ D} DSACK1{ H}
: un10_ciin_i{ E}inst_AS_000_INT{ F}inst_AS_030_000_SYNC{ C}
:inst_DS_000_ENABLE{ F}
inst_AS_030_000_SYNC{ D}:AMIGA_BUS_ENABLE_HIGH{ D}inst_AS_030_000_SYNC{ C} SM_AMIGA_6_{ C}
: SM_AMIGA_i_7_{ A}
inst_BGACK_030_INT_D{ F}: A_0_{ G} RW{ G}inst_AMIGA_BUS_ENABLE_DMA_LOW{ G}
:inst_AS_030_000_SYNC{ C} SIZE_DMA_0_{ G} SIZE_DMA_1_{ G}
:inst_AMIGA_BUS_ENABLE_DMA_HIGH{ G}
inst_AS_000_DMA{ C}: AS_030{ H}inst_AS_000_DMA{ B}inst_DS_000_DMA{ B}
: inst_CLK_030_H{ B}
inst_DS_000_DMA{ C}: DS_030{ A}inst_DS_000_DMA{ B}
CYCLE_DMA_0_{ G}:inst_AS_000_DMA{ B}inst_DS_000_DMA{ B} CYCLE_DMA_0_{ F}
: CYCLE_DMA_1_{ F} inst_CLK_030_H{ B}
CYCLE_DMA_1_{ G}:inst_AS_000_DMA{ B}inst_DS_000_DMA{ B} CYCLE_DMA_1_{ F}
: inst_CLK_030_H{ B}
SIZE_DMA_0_{ H}: SIZE_1_{ H} SIZE_0_{ G} SIZE_DMA_0_{ G}
SIZE_DMA_1_{ H}: SIZE_1_{ H} SIZE_0_{ G} SIZE_DMA_1_{ G}
inst_VPA_D{ B}: VMA{ D} SM_AMIGA_3_{ A} SM_AMIGA_2_{ A}
: SM_AMIGA_i_7_{ A}
inst_DTACK_D0{ G}: SM_AMIGA_3_{ A} SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
inst_RESET_OUT{ D}: AHIGH_30_{ B} AHIGH_29_{ B} AHIGH_28_{ C}
: AHIGH_27_{ C} AHIGH_31_{ B} AHIGH_26_{ C}
: AHIGH_25_{ C} AHIGH_24_{ C} AS_030{ H}
: AS_000{ E} DS_030{ A} UDS_000{ D}
: LDS_000{ D} RESET{ B} RW_000{ H}
: A_0_{ G} RW{ G} inst_RESET_OUT{ C}
CLK_000_D_1_{ I}: RW_000{ H} BGACK_030{ H} DSACK1{ H}
: VMA{ D} cpu_est_0_{ D} cpu_est_1_{ G}
: cpu_est_2_{ G} cpu_est_3_{ D}inst_AS_000_INT{ F}
: CYCLE_DMA_0_{ F} CYCLE_DMA_1_{ F} inst_RESET_OUT{ C}
:inst_DS_000_ENABLE{ F} SM_AMIGA_6_{ C} SM_AMIGA_4_{ F}
: SM_AMIGA_1_{ A} SM_AMIGA_0_{ H} RST_DLY_0_{ C}
: RST_DLY_1_{ C} RST_DLY_2_{ C} SM_AMIGA_5_{ A}
: SM_AMIGA_3_{ A} SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
CLK_000_D_0_{ E}: RW_000{ H} BG_000{ D} BGACK_030{ H}
: DSACK1{ H} VMA{ D} cpu_est_0_{ D}
: cpu_est_1_{ G} cpu_est_2_{ G} cpu_est_3_{ D}
:inst_AS_000_INT{ F} CYCLE_DMA_0_{ F} CYCLE_DMA_1_{ F}
: inst_RESET_OUT{ C} CLK_000_D_1_{ H}inst_DS_000_ENABLE{ F}
: SM_AMIGA_6_{ C} SM_AMIGA_4_{ F} SM_AMIGA_1_{ A}
: SM_AMIGA_0_{ H} RST_DLY_0_{ C} RST_DLY_1_{ C}
: RST_DLY_2_{ C} SM_AMIGA_5_{ A} SM_AMIGA_3_{ A}
: SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
inst_CLK_OUT_PRE_50{ G}:inst_CLK_OUT_PRE_50{ F}inst_CLK_OUT_PRE_25{ F}
inst_CLK_OUT_PRE_25{ G}:inst_CLK_OUT_PRE_25{ F}inst_CLK_OUT_PRE_D{ F}
inst_CLK_OUT_PRE_D{ G}: CLK_DIV_OUT{ G} CLK_EXP{ B}
IPL_D0_0_{ C}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
IPL_D0_1_{ F}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
IPL_D0_2_{ E}: IPL_030_2_{ B} IPL_030_1_{ B} IPL_030_0_{ B}
inst_AMIGA_BUS_ENABLE_DMA_HIGH{ H}:AMIGA_BUS_ENABLE_HIGH{ D}inst_AMIGA_BUS_ENABLE_DMA_HIGH{ G}
inst_LDS_000_INT{ G}: LDS_000{ D}inst_LDS_000_INT{ F}
inst_DS_000_ENABLE{ G}: UDS_000{ D} LDS_000{ D}inst_DS_000_ENABLE{ F}
inst_UDS_000_INT{ E}: UDS_000{ D}inst_UDS_000_INT{ D}
SM_AMIGA_6_{ D}: RW_000{ H}inst_AS_000_INT{ F}inst_LDS_000_INT{ F}
:inst_DS_000_ENABLE{ F}inst_UDS_000_INT{ D} SM_AMIGA_6_{ C}
: SM_AMIGA_5_{ A} SM_AMIGA_i_7_{ A}
SM_AMIGA_4_{ G}:inst_DS_000_ENABLE{ F} SM_AMIGA_4_{ F} SM_AMIGA_3_{ A}
: SM_AMIGA_i_7_{ A}
SM_AMIGA_1_{ B}: DSACK1{ H} SM_AMIGA_1_{ A} SM_AMIGA_0_{ H}
: SM_AMIGA_i_7_{ A}
SM_AMIGA_0_{ I}: RW_000{ H} SM_AMIGA_0_{ H} SM_AMIGA_i_7_{ A}
RST_DLY_0_{ D}: inst_RESET_OUT{ C} RST_DLY_0_{ C} RST_DLY_1_{ C}
: RST_DLY_2_{ C}
RST_DLY_1_{ D}: inst_RESET_OUT{ C} RST_DLY_0_{ C} RST_DLY_1_{ C}
: RST_DLY_2_{ C}
RST_DLY_2_{ D}: inst_RESET_OUT{ C} RST_DLY_0_{ C} RST_DLY_1_{ C}
: RST_DLY_2_{ C}
inst_CLK_030_H{ C}:inst_DS_000_DMA{ B} inst_CLK_030_H{ B}
SM_AMIGA_5_{ B}: SM_AMIGA_4_{ F} SM_AMIGA_5_{ A} SM_AMIGA_i_7_{ A}
SM_AMIGA_3_{ B}: SM_AMIGA_3_{ A} SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
SM_AMIGA_2_{ B}: SM_AMIGA_1_{ A} SM_AMIGA_2_{ A} SM_AMIGA_i_7_{ A}
SM_AMIGA_i_7_{ B}: RW_000{ H}inst_AS_030_000_SYNC{ C} SM_AMIGA_6_{ C}
CIIN_0{ H}: CIIN{ E}
-----------------------------------------------------------------------------
<Note> {.} : Indicates block location of signal

Set_Reset_Summary
~~~~~~~~~~~~~~~~~
Block A
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | DS_030
| | | | | AVEC
| * | S | BS | BR | SM_AMIGA_i_7_
| * | S | BS | BR | SM_AMIGA_5_
| * | S | BS | BR | SM_AMIGA_1_
| * | S | BS | BR | inst_VPA_D
| * | S | BS | BR | SM_AMIGA_2_
| * | S | BS | BR | SM_AMIGA_3_
| | | | | A_DECODE_19_
| | | | | A_DECODE_16_
| | | | | A_DECODE_18_
| | | | | FPU_SENSE
| | | | | A_DECODE_21_
| | | | | A_DECODE_20_
Block B
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | AHIGH_29_
| | | | | AHIGH_30_
| | | | | AHIGH_31_
| * | S | BS | BR | IPL_030_2_
| * | S | BS | BR | IPL_030_0_
| * | S | BS | BR | IPL_030_1_
| * | S | BS | BR | CLK_EXP
| | | | | RESET
| * | S | BS | BR | inst_DS_000_DMA
| * | S | BS | BR | inst_AS_000_DMA
| * | S | BS | BR | RN_IPL_030_0_
| * | S | BS | BR | RN_IPL_030_1_
| * | S | BS | BR | RN_IPL_030_2_
| * | S | BS | BR | inst_CLK_030_H
| * | S | BS | BR | IPL_D0_0_
Block C
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | AHIGH_24_
| | | | | AHIGH_25_
| | | | | AHIGH_26_
| | | | | AHIGH_27_
| | | | | AHIGH_28_
| | | | | AMIGA_BUS_ENABLE_LOW
| * | S | BS | BR | inst_RESET_OUT
| * | S | BS | BR | SM_AMIGA_6_
| * | S | BS | BR | inst_AS_030_000_SYNC
| * | S | BS | BR | RST_DLY_0_
| * | S | BS | BR | RST_DLY_2_
| * | S | BS | BR | RST_DLY_1_
| | | | | BG_030
Block D
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | UDS_000
| | | | | LDS_000
| * | S | BS | BR | VMA
| | | | | AMIGA_BUS_ENABLE_HIGH
| * | S | BS | BR | BG_000
| | | | | AMIGA_ADDR_ENABLE
| * | S | BS | BR | CLK_000_D_0_
| * | S | BS | BR | cpu_est_3_
| * | S | BS | BR | cpu_est_0_
| * | S | BS | BR | RN_VMA
| * | S | BS | BR | RN_BG_000
| * | S | BS | BR | inst_UDS_000_INT
| * | S | BS | BR | IPL_D0_2_
| | | | | BGACK_000
| | | | | DTACK
Block E
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| | | | | AS_000
| | | | | BERR
| | | | | AMIGA_BUS_DATA_DIR
| | | | | CIIN
| * | S | BS | BR | inst_AS_030_D0
| * | S | BS | BR | inst_BGACK_030_INT_D
| * | S | BS | BR | IPL_D0_1_
| | | | | un10_ciin_i
Block F
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | CYCLE_DMA_1_
| * | S | BS | BR | SM_AMIGA_4_
| * | S | BS | BR | inst_DS_000_ENABLE
| * | S | BS | BR | inst_LDS_000_INT
| * | S | BS | BR | CYCLE_DMA_0_
| * | S | BS | BR | inst_AS_000_INT
| * | S | BS | BR | inst_CLK_OUT_PRE_D
| * | S | BS | BR | inst_CLK_OUT_PRE_25
| * | S | BS | BR | inst_CLK_OUT_PRE_50
| * | S | BS | BR | inst_DTACK_D0
| | | | | A_DECODE_17_
| | | | | FC_1_
| | | | | FC_0_
| | | | | IPL_1_
| | | | | A_1_
Block G
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | A_0_
| * | S | BS | BR | RW
| | | | | SIZE_0_
| | | | | E
| * | S | BS | BR | CLK_DIV_OUT
| * | S | BS | BR | cpu_est_1_
| * | S | BS | BR | cpu_est_2_
| * | S | BS | BR | SIZE_DMA_1_
| * | S | BS | BR | SIZE_DMA_0_
| * | S | BS | BR | inst_AMIGA_BUS_ENABLE_DMA_HIGH
| * | S | BS | BR | inst_AMIGA_BUS_ENABLE_DMA_LOW
| * | S | BS | BR | RN_A_0_
| * | S | BS | BR | RN_RW
| | | | | CIIN_0
| | | | | IPL_2_
| | | | | IPL_0_
Block H
block level set pt :
block level reset pt :
Equations :
| | |Block|Block| Signal
| Reg |Mode |Set |Reset| Name
+-----+-----+-----+-----+------------------------
| * | S | BS | BR | RW_000
| | | | | AS_030
| | | | | SIZE_1_
| * | S | BS | BR | BGACK_030
| * | S | BS | BR | DSACK1
| | | | | FPU_CS
| * | S | BS | BR | RN_BGACK_030
| * | S | BS | BR | CLK_000_D_1_
| * | S | BS | BR | SM_AMIGA_0_
| * | S | BS | BR | RN_RW_000
| * | S | BS | BR | RN_DSACK1
| | | | | A_DECODE_23_
| | | | | A_DECODE_22_
<Note> (S) means the macrocell is configured in synchronous mode
i.e. it uses the block-level set and reset pt.
(A) means the macrocell is configured in asynchronous mode
i.e. it can have its independant set or reset pt.
(BS) means the block-level set pt is selected.
(BR) means the block-level reset pt is selected.

BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx A0 RST pin 86 mx A17 BERR pin 41
mx A1 inst_DTACK_D0 mcell F6 mx A18 inst_VPA_D mcell A5
mx A2 SM_AMIGA_2_ mcell A9 mx A19 SM_AMIGA_0_ mcell H13
mx A3 cpu_est_0_ mcell D2 mx A20 RN_BGACK_030 mcell H4
mx A4 CLK_000_D_1_ mcell H5 mx A21 inst_DS_000_DMA mcell B13
mx A5 nEXP_SPACE pin 14 mx A22 cpu_est_1_ mcell G5
mx A6 ... ... mx A23 ... ...
mx A7 CLK_000_D_0_ mcell D9 mx A24 ... ...
mx A8 ... ... mx A25 SM_AMIGA_3_ mcell A13
mx A9 SM_AMIGA_1_ mcell A1 mx A26 RN_VMA mcell D0
mx A10 VPA pin 36 mx A27 ... ...
mx A11 SM_AMIGA_6_ mcell C13 mx A28 ... ...
mx A12 cpu_est_2_ mcell G9 mx A29 cpu_est_3_ mcell D13
mx A13 inst_RESET_OUT mcell C9 mx A30 ... ...
mx A14 SM_AMIGA_4_ mcell F4 mx A31 ... ...
mx A15 SM_AMIGA_5_ mcell A12 mx A32inst_AS_030_000_SYNC mcell C2
mx A16 AS_000 pin 42
----------------------------------------------------------------------------
BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx B0 IPL_0_ pin 67 mx B17 ... ...
mx B1inst_CLK_OUT_PRE_D mcell F9 mx B18 ... ...
mx B2 AS_000 pin 42 mx B19 ... ...
mx B3 IPL_1_ pin 56 mx B20 IPL_D0_2_ mcell D10
mx B4 CLK_030 pin 64 mx B21 RST pin 86
mx B5 nEXP_SPACE pin 14 mx B22 IPL_2_ pin 68
mx B6 RW_000 pin 80 mx B23 RN_BGACK_030 mcell H4
mx B7 ... ... mx B24 LDS_000 pin 31
mx B8 UDS_000 pin 32 mx B25 CYCLE_DMA_1_ mcell F0
mx B9 IPL_D0_0_ mcell B14 mx B26 ... ...
mx B10 inst_DS_000_DMA mcell B13 mx B27 RN_IPL_030_2_ mcell B4
mx B11 inst_AS_000_DMA mcell B6 mx B28 RN_IPL_030_0_ mcell B5
mx B12 inst_CLK_030_H mcell B10 mx B29 ... ...
mx B13 inst_RESET_OUT mcell C9 mx B30 ... ...
mx B14 IPL_D0_1_ mcell E9 mx B31 ... ...
mx B15 CYCLE_DMA_0_ mcell F1 mx B32 ... ...
mx B16 RN_IPL_030_1_ mcell B9
----------------------------------------------------------------------------
BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx C0 SM_AMIGA_6_ mcell C13 mx C17 BERR pin 41
mx C1 FC_1_ pin 58 mx C18 RST_DLY_2_ mcell C10
mx C2inst_AS_030_000_SYNC mcell C2 mx C19 ... ...
mx C3inst_BGACK_030_INT_D mcell E5 mx C20 RN_BGACK_030 mcell H4
mx C4 A_DECODE_18_ pin 95 mx C21 RST pin 86
mx C5 nEXP_SPACE pin 14 mx C22inst_AMIGA_BUS_ENABLE_DMA_LOW mcell G10
mx C6 FC_0_ pin 57 mx C23 inst_RESET_OUT mcell C9
mx C7 RST_DLY_1_ mcell C14 mx C24 ... ...
mx C8 A_DECODE_17_ pin 59 mx C25 CLK_000_D_0_ mcell D9
mx C9 RST_DLY_0_ mcell C6 mx C26 ... ...
mx C10 ... ... mx C27 ... ...
mx C11 A_DECODE_16_ pin 96 mx C28 ... ...
mx C12 A_DECODE_19_ pin 97 mx C29 ... ...
mx C13 CLK_000_D_1_ mcell H5 mx C30 SM_AMIGA_i_7_ mcell A8
mx C14 ... ... mx C31 ... ...
mx C15 ... ... mx C32 ... ...
mx C16 inst_AS_030_D0 mcell E8
----------------------------------------------------------------------------
BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx D0 RN_BGACK_030 mcell H4 mx D17inst_LDS_000_INT mcell F12
mx D1 cpu_est_3_ mcell D13 mx D18 inst_VPA_D mcell A5
mx D2 RN_BG_000 mcell D1 mx D19 ... ...
mx D3 CLK_000 pin 11 mx D20inst_DS_000_ENABLE mcell F8
mx D4 IPL_2_ pin 68 mx D21 RST pin 86
mx D5 nEXP_SPACE pin 14 mx D22inst_AS_030_000_SYNC mcell C2
mx D6 ... ... mx D23inst_AMIGA_BUS_ENABLE_DMA_HIGH mcell G6
mx D7 CLK_000_D_0_ mcell D9 mx D24 ... ...
mx D8 inst_AS_030_D0 mcell E8 mx D25 ... ...
mx D9 ... ... mx D26 RN_VMA mcell D0
mx D10 cpu_est_2_ mcell G9 mx D27 CLK_000_D_1_ mcell H5
mx D11 SM_AMIGA_6_ mcell C13 mx D28 cpu_est_0_ mcell D2
mx D12 ... ... mx D29 ... ...
mx D13 inst_RESET_OUT mcell C9 mx D30 ... ...
mx D14 BG_030 pin 21 mx D31 ... ...
mx D15 A_0_ pin 69 mx D32 cpu_est_1_ mcell G5
mx D16inst_UDS_000_INT mcell D6
----------------------------------------------------------------------------
BLOCK_E_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx E0 RST pin 86 mx E17 AHIGH_26_ pin 17
mx E1 FC_1_ pin 58 mx E18 A_DECODE_23_ pin 85
mx E2 AS_000 pin 42 mx E19 AS_030 pin 82
mx E3 AHIGH_27_ pin 16 mx E20 RN_BGACK_030 mcell H4
mx E4 A_DECODE_18_ pin 95 mx E21 nEXP_SPACE pin 14
mx E5 AHIGH_24_ pin 19 mx E22 AHIGH_25_ pin 18
mx E6 RW_000 pin 80 mx E23 inst_RESET_OUT mcell C9
mx E7 AHIGH_28_ pin 15 mx E24 FC_0_ pin 57
mx E8 A_DECODE_17_ pin 59 mx E25 AHIGH_31_ pin 4
mx E9 A_DECODE_22_ pin 84 mx E26 A_DECODE_16_ pin 96
mx E10 CIIN_0 mcell G14 mx E27 ... ...
mx E11 FPU_SENSE pin 91 mx E28 AHIGH_30_ pin 5
mx E12 A_DECODE_19_ pin 97 mx E29 A_DECODE_20_ pin 93
mx E13 AHIGH_29_ pin 6 mx E30 ... ...
mx E14 inst_AS_000_INT mcell F5 mx E31 IPL_1_ pin 56
mx E15 A_DECODE_21_ pin 94 mx E32 BGACK_000 pin 28
mx E16 inst_AS_030_D0 mcell E8
----------------------------------------------------------------------------
BLOCK_F_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx F0 SIZE_0_ pin 70 mx F17inst_LDS_000_INT mcell F12
mx F1 BERR pin 41 mx F18 A_0_ pin 69
mx F2inst_DS_000_ENABLE mcell F8 mx F19 ... ...
mx F3 ... ... mx F20 RN_BGACK_030 mcell H4
mx F4 CLK_000_D_1_ mcell H5 mx F21 RST pin 86
mx F5 CYCLE_DMA_1_ mcell F0 mx F22 ... ...
mx F6inst_CLK_OUT_PRE_25 mcell F13 mx F23 ... ...
mx F7 CLK_000_D_0_ mcell D9 mx F24 SM_AMIGA_5_ mcell A12
mx F8 inst_AS_030_D0 mcell E8 mx F25 RW pin 71
mx F9 DTACK pin 30 mx F26 ... ...
mx F10 CYCLE_DMA_0_ mcell F1 mx F27 SIZE_1_ pin 79
mx F11 SM_AMIGA_6_ mcell C13 mx F28 ... ...
mx F12 ... ... mx F29 SM_AMIGA_4_ mcell F4
mx F13 ... ... mx F30 ... ...
mx F14 inst_AS_000_INT mcell F5 mx F31 ... ...
mx F15inst_CLK_OUT_PRE_50 mcell F2 mx F32 ... ...
mx F16 AS_000 pin 42
----------------------------------------------------------------------------
BLOCK_G_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx G0 RST pin 86 mx G17 RN_RW mcell G0
mx G1inst_CLK_OUT_PRE_D mcell F9 mx G18 ... ...
mx G2 un10_ciin_i mcell E13 mx G19 ... ...
mx G3 inst_RESET_OUT mcell C9 mx G20 RN_BGACK_030 mcell H4
mx G4 SIZE_DMA_0_ mcell G2 mx G21 cpu_est_3_ mcell D13
mx G5 nEXP_SPACE pin 14 mx G22inst_AMIGA_BUS_ENABLE_DMA_LOW mcell G10
mx G6 RW_000 pin 80 mx G23inst_AMIGA_BUS_ENABLE_DMA_HIGH mcell G6
mx G7 CLK_000_D_0_ mcell D9 mx G24 LDS_000 pin 31
mx G8 UDS_000 pin 32 mx G25 ... ...
mx G9 SIZE_DMA_1_ mcell G13 mx G26 ... ...
mx G10 RN_A_0_ mcell G8 mx G27 ... ...
mx G11 A_1_ pin 60 mx G28 ... ...
mx G12 cpu_est_2_ mcell G9 mx G29 ... ...
mx G13 CLK_000_D_1_ mcell H5 mx G30 ... ...
mx G14inst_BGACK_030_INT_D mcell E5 mx G31 ... ...
mx G15 ... ... mx G32 cpu_est_1_ mcell G5
mx G16 cpu_est_0_ mcell D2
----------------------------------------------------------------------------
BLOCK_H_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM Signal Source CSM Signal Source
------------------------------------ ------------------------------------
mx H0 SM_AMIGA_6_ mcell C13 mx H17 FC_0_ pin 57
mx H1 BERR pin 41 mx H18 SM_AMIGA_i_7_ mcell A8
mx H2 inst_AS_000_DMA mcell B6 mx H19 AS_030 pin 82
mx H3 inst_RESET_OUT mcell C9 mx H20 RN_BGACK_030 mcell H4
mx H4 CLK_000_D_1_ mcell H5 mx H21 RST pin 86
mx H5 RN_DSACK1 mcell H9 mx H22 ... ...
mx H6 A_DECODE_16_ pin 96 mx H23 SIZE_DMA_0_ mcell G2
mx H7 CLK_000_D_0_ mcell D9 mx H24 ... ...
mx H8 FPU_SENSE pin 91 mx H25 SIZE_DMA_1_ mcell G13
mx H9 SM_AMIGA_1_ mcell A1 mx H26 AS_000 pin 42
mx H10 ... ... mx H27 A_DECODE_19_ pin 97
mx H11 RW pin 71 mx H28 SM_AMIGA_0_ mcell H13
mx H12 FC_1_ pin 58 mx H29 ... ...
mx H13 A_DECODE_17_ pin 59 mx H30 RN_RW_000 mcell H0
mx H14 ... ... mx H31 A_DECODE_18_ pin 95
mx H15 nEXP_SPACE pin 14 mx H32 BGACK_000 pin 28
mx H16 inst_AS_030_D0 mcell E8
----------------------------------------------------------------------------
<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell).

PostFit_Equations
~~~~~~~~~~~~~~~~~
P-Terms Fan-in Fan-out Type Name (attributes)
--------- ------ ------- ---- -----------------
0 0 1 Pin AHIGH_30_
1 3 1 Pin AHIGH_30_.OE
0 0 1 Pin AHIGH_29_
1 3 1 Pin AHIGH_29_.OE
1 2 1 Pin SIZE_1_
1 2 1 Pin SIZE_1_.OE
0 0 1 Pin AHIGH_28_
1 3 1 Pin AHIGH_28_.OE
0 0 1 Pin AHIGH_27_
1 3 1 Pin AHIGH_27_.OE
0 0 1 Pin AHIGH_31_
1 3 1 Pin AHIGH_31_.OE
0 0 1 Pin AHIGH_26_
1 3 1 Pin AHIGH_26_.OE
0 0 1 Pin AHIGH_25_
1 3 1 Pin AHIGH_25_.OE
0 0 1 Pin AHIGH_24_
1 3 1 Pin AHIGH_24_.OE
1 2 1 Pin AS_030-
1 3 1 Pin AS_030.OE
1 2 1 Pin AS_000-
1 2 1 Pin AS_000.OE
1 2 1 Pin DS_030-
1 3 1 Pin DS_030.OE
1 2 1 Pin UDS_000-
1 2 1 Pin UDS_000.OE
1 2 1 Pin LDS_000-
1 2 1 Pin LDS_000.OE
0 0 1 Pin BERR
1 9 1 Pin BERR.OE
1 1 1 Pin CLK_DIV_OUT.D
1 1 1 Pin CLK_DIV_OUT.C
1 9 1 Pin FPU_CS-
1 0 1 Pin AVEC
2 3 1 Pin E
0 0 1 Pin RESET
1 1 1 Pin RESET.OE
0 0 1 Pin AMIGA_ADDR_ENABLE
2 4 1 Pin AMIGA_BUS_DATA_DIR
1 2 1 Pin AMIGA_BUS_ENABLE_LOW-
2 3 1 Pin AMIGA_BUS_ENABLE_HIGH
1 13 1 Pin CIIN
1 1 1 Pin CIIN.OE
1 2 1 Pin SIZE_0_
1 2 1 Pin SIZE_0_.OE
10 8 1 Pin IPL_030_2_.D-
1 1 1 Pin IPL_030_2_.C
1 2 1 Pin RW_000.OE
4 8 1 Pin RW_000.D-
1 1 1 Pin RW_000.C
2 6 1 Pin BG_000.D-
1 1 1 Pin BG_000.C
3 6 1 Pin BGACK_030.D
1 1 1 Pin BGACK_030.C
1 3 1 Pin A_0_.OE
3 5 1 Pin A_0_.D
1 1 1 Pin A_0_.C
10 8 1 Pin IPL_030_1_.D-
1 1 1 Pin IPL_030_1_.C
10 8 1 Pin IPL_030_0_.D-
1 1 1 Pin IPL_030_0_.C
1 1 1 Pin CLK_EXP.D
1 1 1 Pin CLK_EXP.C
1 1 1 Pin DSACK1.OE
2 7 1 Pin DSACK1.D-
1 1 1 Pin DSACK1.C
3 9 1 Pin VMA.T
1 1 1 Pin VMA.C
1 2 1 Pin RW.OE
2 5 1 Pin RW.D-
1 1 1 Pin RW.C
1 13 1 Node un10_ciin_i-
3 3 1 Node cpu_est_0_.D
1 1 1 Node cpu_est_0_.C
4 5 1 Node cpu_est_1_.D
1 1 1 Node cpu_est_1_.C
1 4 1 NodeX1 cpu_est_2_.D.X1
1 1 1 NodeX2 cpu_est_2_.D.X2
1 1 1 Node cpu_est_2_.C
4 6 1 Node cpu_est_3_.D
1 1 1 Node cpu_est_3_.C
2 7 1 Node inst_AS_000_INT.D-
1 1 1 Node inst_AS_000_INT.C
2 5 1 Node inst_AMIGA_BUS_ENABLE_DMA_LOW.D-
1 1 1 Node inst_AMIGA_BUS_ENABLE_DMA_LOW.C
1 2 1 Node inst_AS_030_D0.D-
1 1 1 Node inst_AS_030_D0.C
7 14 1 Node inst_AS_030_000_SYNC.D-
1 1 1 Node inst_AS_030_000_SYNC.C
1 2 1 Node inst_BGACK_030_INT_D.D-
1 1 1 Node inst_BGACK_030_INT_D.C
7 9 1 Node inst_AS_000_DMA.D
1 1 1 Node inst_AS_000_DMA.C
9 12 1 Node inst_DS_000_DMA.D
1 1 1 Node inst_DS_000_DMA.C
3 6 1 Node CYCLE_DMA_0_.D
1 1 1 Node CYCLE_DMA_0_.C
4 7 1 Node CYCLE_DMA_1_.D
1 1 1 Node CYCLE_DMA_1_.C
3 6 1 Node SIZE_DMA_0_.D-
1 1 1 Node SIZE_DMA_0_.C
3 6 1 Node SIZE_DMA_1_.D
1 1 1 Node SIZE_DMA_1_.C
1 2 1 Node inst_VPA_D.D-
1 1 1 Node inst_VPA_D.C
1 2 1 Node inst_DTACK_D0.D-
1 1 1 Node inst_DTACK_D0.C
2 7 1 Node inst_RESET_OUT.D
1 1 1 Node inst_RESET_OUT.C
1 1 1 Node CLK_000_D_1_.D
1 1 1 Node CLK_000_D_1_.C
1 1 1 Node CLK_000_D_0_.D
1 1 1 Node CLK_000_D_0_.C
1 1 1 Node inst_CLK_OUT_PRE_50.D
1 1 1 Node inst_CLK_OUT_PRE_50.C
2 2 1 Node inst_CLK_OUT_PRE_25.D
1 1 1 Node inst_CLK_OUT_PRE_25.C
1 1 1 Node inst_CLK_OUT_PRE_D.D
1 1 1 Node inst_CLK_OUT_PRE_D.C
1 2 1 Node IPL_D0_0_.D-
1 1 1 Node IPL_D0_0_.C
1 2 1 Node IPL_D0_1_.D-
1 1 1 Node IPL_D0_1_.C
1 2 1 Node IPL_D0_2_.D-
1 1 1 Node IPL_D0_2_.C
2 5 1 Node inst_AMIGA_BUS_ENABLE_DMA_HIGH.D-
1 1 1 Node inst_AMIGA_BUS_ENABLE_DMA_HIGH.C
3 6 1 Node inst_LDS_000_INT.D
1 1 1 Node inst_LDS_000_INT.C
3 9 1 Node inst_DS_000_ENABLE.D
1 1 1 Node inst_DS_000_ENABLE.C
2 4 1 Node inst_UDS_000_INT.D-
1 1 1 Node inst_UDS_000_INT.C
3 8 1 Node SM_AMIGA_6_.D
1 1 1 Node SM_AMIGA_6_.C
3 6 1 Node SM_AMIGA_4_.D
1 1 1 Node SM_AMIGA_4_.C
3 6 1 Node SM_AMIGA_1_.D
1 1 1 Node SM_AMIGA_1_.C
3 6 1 Node SM_AMIGA_0_.D
1 1 1 Node SM_AMIGA_0_.C
4 6 1 Node RST_DLY_0_.D
1 1 1 Node RST_DLY_0_.C
2 6 1 NodeX1 RST_DLY_1_.D.X1
1 2 1 NodeX2 RST_DLY_1_.D.X2
1 1 1 Node RST_DLY_1_.C
2 6 1 Node RST_DLY_2_.D
1 1 1 Node RST_DLY_2_.C
8 10 1 Node inst_CLK_030_H.D
1 1 1 Node inst_CLK_030_H.C
3 6 1 Node SM_AMIGA_5_.D
1 1 1 Node SM_AMIGA_5_.C
4 13 1 NodeX1 SM_AMIGA_3_.D.X1
1 3 1 NodeX2 SM_AMIGA_3_.D.X2
1 1 1 Node SM_AMIGA_3_.C
4 13 1 Node SM_AMIGA_2_.D
1 1 1 Node SM_AMIGA_2_.C
13 20 1 NodeX1 SM_AMIGA_i_7_.D.X1
1 2 1 NodeX2 SM_AMIGA_i_7_.D.X2
1 1 1 Node SM_AMIGA_i_7_.C
1 2 1 Node CIIN_0-
=========
279 P-Term Total: 279
Total Pins: 61
Total Nodes: 44
Average P-Term/Output: 2
Equations:
AHIGH_30_ = (0);
AHIGH_30_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_29_ = (0);
AHIGH_29_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
SIZE_1_ = (!SIZE_DMA_0_.Q & SIZE_DMA_1_.Q);
SIZE_1_.OE = (!nEXP_SPACE & !BGACK_030.Q);
AHIGH_28_ = (0);
AHIGH_28_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_27_ = (0);
AHIGH_27_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_31_ = (0);
AHIGH_31_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_26_ = (0);
AHIGH_26_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_25_ = (0);
AHIGH_25_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
AHIGH_24_ = (0);
AHIGH_24_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!AS_030 = (!inst_AS_000_DMA.Q & !AS_000.PIN);
AS_030.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!AS_000 = (!inst_AS_000_INT.Q & !AS_030.PIN);
AS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!DS_030 = (!inst_DS_000_DMA.Q & !AS_000.PIN);
DS_030.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
!UDS_000 = (inst_DS_000_ENABLE.Q & !inst_UDS_000_INT.Q);
UDS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!LDS_000 = (!inst_LDS_000_INT.Q & inst_DS_000_ENABLE.Q);
LDS_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
BERR = (0);
BERR.OE = (FC_1_ & BGACK_000 & FPU_SENSE & !A_DECODE_19_ & !A_DECODE_18_ & A_DECODE_17_ & !A_DECODE_16_ & FC_0_ & !AS_030.PIN);
CLK_DIV_OUT.D = (inst_CLK_OUT_PRE_D.Q);
CLK_DIV_OUT.C = (CLK_OSZI);
!FPU_CS = (FC_1_ & BGACK_000 & !FPU_SENSE & !A_DECODE_19_ & !A_DECODE_18_ & A_DECODE_17_ & !A_DECODE_16_ & FC_0_ & !AS_030.PIN);
AVEC = (1);
E = (!cpu_est_1_.Q & !cpu_est_2_.Q & cpu_est_3_.Q
# cpu_est_1_.Q & cpu_est_2_.Q & !cpu_est_3_.Q);
RESET = (0);
RESET.OE = (!inst_RESET_OUT.Q);
AMIGA_ADDR_ENABLE = (0);
AMIGA_BUS_DATA_DIR = (BGACK_030.Q & !RW_000.PIN
# !nEXP_SPACE & !BGACK_030.Q & !AS_000.PIN & RW_000.PIN);
!AMIGA_BUS_ENABLE_LOW = (!BGACK_030.Q & !inst_AMIGA_BUS_ENABLE_DMA_LOW.Q);
AMIGA_BUS_ENABLE_HIGH = (BGACK_030.Q & inst_AS_030_000_SYNC.Q
# !BGACK_030.Q & inst_AMIGA_BUS_ENABLE_DMA_HIGH.Q);
CIIN = (A_DECODE_23_ & A_DECODE_22_ & A_DECODE_21_ & A_DECODE_20_ & !inst_AS_030_D0.Q & !AHIGH_24_.PIN & !AHIGH_25_.PIN & !AHIGH_26_.PIN & !AHIGH_27_.PIN & !AHIGH_28_.PIN & !AHIGH_29_.PIN & !AHIGH_30_.PIN & !AHIGH_31_.PIN);
CIIN.OE = (CIIN_0);
SIZE_0_ = (SIZE_DMA_0_.Q & !SIZE_DMA_1_.Q);
SIZE_0_.OE = (!nEXP_SPACE & !BGACK_030.Q);
!IPL_030_2_.D = (!IPL_2_ & RST & !IPL_030_2_.Q
# RST & !IPL_D0_2_.Q & !IPL_030_2_.Q
# RST & !IPL_0_ & IPL_D0_0_.Q & !IPL_030_2_.Q
# RST & IPL_0_ & !IPL_D0_0_.Q & !IPL_030_2_.Q
# RST & !IPL_1_ & IPL_D0_1_.Q & !IPL_030_2_.Q
# RST & IPL_1_ & !IPL_D0_1_.Q & !IPL_030_2_.Q
# !IPL_2_ & RST & IPL_1_ & IPL_0_ & IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_2_.C = (CLK_OSZI);
RW_000.OE = (BGACK_030.Q & inst_RESET_OUT.Q);
!RW_000.D = (RST & CLK_000_D_1_.Q & !RW_000.Q & SM_AMIGA_i_7_.Q
# RST & !CLK_000_D_0_.Q & !RW_000.Q & SM_AMIGA_i_7_.Q
# RST & !SM_AMIGA_6_.Q & !SM_AMIGA_0_.Q & !RW_000.Q & SM_AMIGA_i_7_.Q
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_6_.Q & !SM_AMIGA_0_.Q & SM_AMIGA_i_7_.Q & !RW.PIN);
RW_000.C = (CLK_OSZI);
!BG_000.D = (!BG_030 & RST & !BG_000.Q
# nEXP_SPACE & !BG_030 & RST & inst_AS_030_D0.Q & CLK_000_D_0_.Q);
BG_000.C = (CLK_OSZI);
BGACK_030.D = (!RST
# BGACK_000 & BGACK_030.Q
# BGACK_000 & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & AS_000.PIN);
BGACK_030.C = (CLK_OSZI);
A_0_.OE = (!nEXP_SPACE & !BGACK_030.Q & inst_RESET_OUT.Q);
A_0_.D = (!RST
# !BGACK_030.Q & UDS_000.PIN
# BGACK_030.Q & inst_BGACK_030_INT_D.Q & A_0_.Q);
A_0_.C = (CLK_OSZI);
!IPL_030_1_.D = (RST & !IPL_1_ & !IPL_030_1_.Q
# RST & !IPL_D0_1_.Q & !IPL_030_1_.Q
# RST & !IPL_0_ & IPL_D0_0_.Q & !IPL_030_1_.Q
# RST & IPL_0_ & !IPL_D0_0_.Q & !IPL_030_1_.Q
# !IPL_2_ & RST & IPL_D0_2_.Q & !IPL_030_1_.Q
# IPL_2_ & RST & !IPL_D0_2_.Q & !IPL_030_1_.Q
# IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & IPL_0_ & IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_1_.C = (CLK_OSZI);
!IPL_030_0_.D = (RST & !IPL_0_ & !IPL_030_0_.Q
# RST & !IPL_D0_0_.Q & !IPL_030_0_.Q
# RST & !IPL_1_ & IPL_D0_1_.Q & !IPL_030_0_.Q
# RST & IPL_1_ & !IPL_D0_1_.Q & !IPL_030_0_.Q
# !IPL_2_ & RST & IPL_D0_2_.Q & !IPL_030_0_.Q
# IPL_2_ & RST & !IPL_D0_2_.Q & !IPL_030_0_.Q
# IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & IPL_D0_2_.Q
# IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & IPL_D0_2_.Q
# !IPL_2_ & RST & IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & IPL_D0_1_.Q & !IPL_D0_2_.Q
# !IPL_2_ & RST & !IPL_1_ & !IPL_0_ & !IPL_D0_0_.Q & !IPL_D0_1_.Q & !IPL_D0_2_.Q);
IPL_030_0_.C = (CLK_OSZI);
CLK_EXP.D = (inst_CLK_OUT_PRE_D.Q);
CLK_EXP.C = (CLK_OSZI);
DSACK1.OE = (nEXP_SPACE);
!DSACK1.D = (RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_1_.Q
# RST & !inst_AS_030_D0.Q & !DSACK1.Q & BERR.PIN);
DSACK1.C = (CLK_OSZI);
VMA.T = (!RST & !VMA.Q
# !VMA.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !cpu_est_2_.Q & !cpu_est_3_.Q & !CLK_000_D_1_.Q & CLK_000_D_0_.Q
# RST & VMA.Q & cpu_est_0_.Q & cpu_est_1_.Q & !cpu_est_2_.Q & !cpu_est_3_.Q & !inst_VPA_D.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
VMA.C = (CLK_OSZI);
RW.OE = (!BGACK_030.Q & inst_RESET_OUT.Q);
!RW.D = (RST & !BGACK_030.Q & !RW_000.PIN
# RST & BGACK_030.Q & inst_BGACK_030_INT_D.Q & !RW.Q);
RW.C = (CLK_OSZI);
!un10_ciin_i = (A_DECODE_23_ & A_DECODE_22_ & A_DECODE_21_ & A_DECODE_20_ & !inst_AS_030_D0.Q & !AHIGH_24_.PIN & !AHIGH_25_.PIN & !AHIGH_26_.PIN & !AHIGH_27_.PIN & !AHIGH_28_.PIN & !AHIGH_29_.PIN & !AHIGH_30_.PIN & !AHIGH_31_.PIN);
cpu_est_0_.D = (cpu_est_0_.Q & !CLK_000_D_1_.Q
# cpu_est_0_.Q & CLK_000_D_0_.Q
# !cpu_est_0_.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
cpu_est_0_.C = (CLK_OSZI);
cpu_est_1_.D = (!cpu_est_0_.Q & cpu_est_1_.Q
# cpu_est_1_.Q & !CLK_000_D_1_.Q
# cpu_est_1_.Q & CLK_000_D_0_.Q
# cpu_est_0_.Q & !cpu_est_1_.Q & !cpu_est_3_.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
cpu_est_1_.C = (CLK_OSZI);
cpu_est_2_.D.X1 = (cpu_est_0_.Q & cpu_est_1_.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
cpu_est_2_.D.X2 = (cpu_est_2_.Q);
cpu_est_2_.C = (CLK_OSZI);
cpu_est_3_.D = (!cpu_est_0_.Q & cpu_est_3_.Q
# cpu_est_3_.Q & !CLK_000_D_1_.Q
# cpu_est_3_.Q & CLK_000_D_0_.Q
# cpu_est_0_.Q & cpu_est_1_.Q & cpu_est_2_.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q);
cpu_est_3_.C = (CLK_OSZI);
!inst_AS_000_INT.D = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_6_.Q
# RST & !inst_AS_000_INT.Q & !inst_AS_030_D0.Q & BERR.PIN);
inst_AS_000_INT.C = (CLK_OSZI);
!inst_AMIGA_BUS_ENABLE_DMA_LOW.D = (RST & A_1_ & !BGACK_030.Q
# RST & BGACK_030.Q & !inst_AMIGA_BUS_ENABLE_DMA_LOW.Q & inst_BGACK_030_INT_D.Q);
inst_AMIGA_BUS_ENABLE_DMA_LOW.C = (CLK_OSZI);
!inst_AS_030_D0.D = (RST & !AS_030.PIN);
inst_AS_030_D0.C = (CLK_OSZI);
!inst_AS_030_000_SYNC.D = (RST & !inst_AS_030_D0.Q & !inst_AS_030_000_SYNC.Q & BERR.PIN
# !FC_1_ & nEXP_SPACE & RST & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_19_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_18_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & !A_DECODE_17_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & A_DECODE_16_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & !FC_0_ & BGACK_030.Q & !inst_AS_030_D0.Q & inst_BGACK_030_INT_D.Q & !SM_AMIGA_i_7_.Q & BERR.PIN);
inst_AS_030_000_SYNC.C = (CLK_OSZI);
!inst_BGACK_030_INT_D.D = (RST & !BGACK_030.Q);
inst_BGACK_030_INT_D.C = (CLK_OSZI);
inst_AS_000_DMA.D = (!RST
# BGACK_030.Q
# AS_000.PIN
# !CLK_030 & inst_AS_000_DMA.Q
# CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q
# !CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q
# UDS_000.PIN & LDS_000.PIN);
inst_AS_000_DMA.C = (CLK_OSZI);
inst_DS_000_DMA.D = (!RST
# BGACK_030.Q
# AS_000.PIN
# CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q
# !CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q
# UDS_000.PIN & LDS_000.PIN
# !CLK_030 & inst_DS_000_DMA.Q & !RW_000.PIN
# inst_DS_000_DMA.Q & !inst_CLK_030_H.Q & !RW_000.PIN
# CLK_030 & inst_AS_000_DMA.Q & inst_CLK_030_H.Q & !RW_000.PIN);
inst_DS_000_DMA.C = (CLK_OSZI);
CYCLE_DMA_0_.D = (RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & CLK_000_D_1_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CLK_000_D_0_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & !AS_000.PIN);
CYCLE_DMA_0_.C = (CLK_OSZI);
CYCLE_DMA_1_.D = (RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_1_.Q & CLK_000_D_1_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_1_.Q & !CLK_000_D_0_.Q & !AS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & !AS_000.PIN);
CYCLE_DMA_1_.C = (CLK_OSZI);
!SIZE_DMA_0_.D = (RST & BGACK_030.Q & !inst_BGACK_030_INT_D.Q
# RST & BGACK_030.Q & !SIZE_DMA_0_.Q
# RST & !BGACK_030.Q & !UDS_000.PIN & !LDS_000.PIN);
SIZE_DMA_0_.C = (CLK_OSZI);
SIZE_DMA_1_.D = (!RST
# BGACK_030.Q & inst_BGACK_030_INT_D.Q & SIZE_DMA_1_.Q
# !BGACK_030.Q & !UDS_000.PIN & !LDS_000.PIN);
SIZE_DMA_1_.C = (CLK_OSZI);
!inst_VPA_D.D = (!VPA & RST);
inst_VPA_D.C = (CLK_OSZI);
!inst_DTACK_D0.D = (!DTACK & RST);
inst_DTACK_D0.C = (CLK_OSZI);
inst_RESET_OUT.D = (RST & inst_RESET_OUT.Q
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & RST_DLY_0_.Q & RST_DLY_1_.Q & RST_DLY_2_.Q);
inst_RESET_OUT.C = (CLK_OSZI);
CLK_000_D_1_.D = (CLK_000_D_0_.Q);
CLK_000_D_1_.C = (CLK_OSZI);
CLK_000_D_0_.D = (CLK_000);
CLK_000_D_0_.C = (CLK_OSZI);
inst_CLK_OUT_PRE_50.D = (!inst_CLK_OUT_PRE_50.Q);
inst_CLK_OUT_PRE_50.C = (CLK_OSZI);
inst_CLK_OUT_PRE_25.D = (!inst_CLK_OUT_PRE_50.Q & inst_CLK_OUT_PRE_25.Q
# inst_CLK_OUT_PRE_50.Q & !inst_CLK_OUT_PRE_25.Q);
inst_CLK_OUT_PRE_25.C = (CLK_OSZI);
inst_CLK_OUT_PRE_D.D = (inst_CLK_OUT_PRE_25.Q);
inst_CLK_OUT_PRE_D.C = (CLK_OSZI);
!IPL_D0_0_.D = (RST & !IPL_0_);
IPL_D0_0_.C = (CLK_OSZI);
!IPL_D0_1_.D = (RST & !IPL_1_);
IPL_D0_1_.C = (CLK_OSZI);
!IPL_D0_2_.D = (!IPL_2_ & RST);
IPL_D0_2_.C = (CLK_OSZI);
!inst_AMIGA_BUS_ENABLE_DMA_HIGH.D = (RST & !A_1_ & !BGACK_030.Q
# RST & BGACK_030.Q & inst_BGACK_030_INT_D.Q & !inst_AMIGA_BUS_ENABLE_DMA_HIGH.Q);
inst_AMIGA_BUS_ENABLE_DMA_HIGH.C = (CLK_OSZI);
inst_LDS_000_INT.D = (!RST
# inst_LDS_000_INT.Q & !SM_AMIGA_6_.Q
# SM_AMIGA_6_.Q & SIZE_0_.PIN & !SIZE_1_.PIN & !A_0_.PIN);
inst_LDS_000_INT.C = (CLK_OSZI);
inst_DS_000_ENABLE.D = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_4_.Q
# RST & !inst_AS_030_D0.Q & inst_DS_000_ENABLE.Q & BERR.PIN
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_6_.Q & RW.PIN);
inst_DS_000_ENABLE.C = (CLK_OSZI);
!inst_UDS_000_INT.D = (RST & !inst_UDS_000_INT.Q & !SM_AMIGA_6_.Q
# RST & SM_AMIGA_6_.Q & !A_0_.PIN);
inst_UDS_000_INT.C = (CLK_OSZI);
SM_AMIGA_6_.D = (RST & CLK_000_D_1_.Q & SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q & BERR.PIN
# RST & !CLK_000_D_0_.Q & SM_AMIGA_6_.Q & SM_AMIGA_i_7_.Q & BERR.PIN
# nEXP_SPACE & RST & !inst_AS_030_000_SYNC.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & !SM_AMIGA_i_7_.Q);
SM_AMIGA_6_.C = (CLK_OSZI);
SM_AMIGA_4_.D = (RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_5_.Q
# RST & CLK_000_D_1_.Q & SM_AMIGA_4_.Q & BERR.PIN
# RST & !CLK_000_D_0_.Q & SM_AMIGA_4_.Q & BERR.PIN);
SM_AMIGA_4_.C = (CLK_OSZI);
SM_AMIGA_1_.D = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_2_.Q
# RST & !CLK_000_D_1_.Q & SM_AMIGA_1_.Q & BERR.PIN
# RST & CLK_000_D_0_.Q & SM_AMIGA_1_.Q & BERR.PIN);
SM_AMIGA_1_.C = (CLK_OSZI);
SM_AMIGA_0_.D = (RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_1_.Q
# RST & CLK_000_D_1_.Q & SM_AMIGA_0_.Q & BERR.PIN
# RST & !CLK_000_D_0_.Q & SM_AMIGA_0_.Q & BERR.PIN);
SM_AMIGA_0_.C = (CLK_OSZI);
RST_DLY_0_.D = (RST & !CLK_000_D_1_.Q & RST_DLY_0_.Q
# RST & CLK_000_D_0_.Q & RST_DLY_0_.Q
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & !RST_DLY_0_.Q
# RST & RST_DLY_0_.Q & RST_DLY_1_.Q & RST_DLY_2_.Q);
RST_DLY_0_.C = (CLK_OSZI);
RST_DLY_1_.D.X1 = (RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & RST_DLY_0_.Q & !RST_DLY_1_.Q
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & RST_DLY_0_.Q & !RST_DLY_2_.Q);
RST_DLY_1_.D.X2 = (RST & RST_DLY_1_.Q);
RST_DLY_1_.C = (CLK_OSZI);
RST_DLY_2_.D = (RST & RST_DLY_2_.Q
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & RST_DLY_0_.Q & RST_DLY_1_.Q);
RST_DLY_2_.C = (CLK_OSZI);
inst_CLK_030_H.D = (RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !UDS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !UDS_000.PIN
# RST & !BGACK_030.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !LDS_000.PIN
# RST & !BGACK_030.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & inst_CLK_030_H.Q & !AS_000.PIN & !LDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN & !UDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & !AS_000.PIN & !UDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & !CYCLE_DMA_0_.Q & CYCLE_DMA_1_.Q & !AS_000.PIN & !LDS_000.PIN
# !CLK_030 & RST & !BGACK_030.Q & !inst_AS_000_DMA.Q & CYCLE_DMA_0_.Q & !CYCLE_DMA_1_.Q & !AS_000.PIN & !LDS_000.PIN);
inst_CLK_030_H.C = (CLK_OSZI);
SM_AMIGA_5_.D = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_6_.Q
# RST & !CLK_000_D_1_.Q & SM_AMIGA_5_.Q & BERR.PIN
# RST & CLK_000_D_0_.Q & SM_AMIGA_5_.Q & BERR.PIN);
SM_AMIGA_5_.C = (CLK_OSZI);
SM_AMIGA_3_.D.X1 = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_4_.Q & !SM_AMIGA_3_.Q
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_4_.Q & !BERR.PIN
# RST & inst_VPA_D.Q & !inst_DTACK_D0.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q & BERR.PIN
# RST & !VMA.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !inst_VPA_D.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q & BERR.PIN);
SM_AMIGA_3_.D.X2 = (RST & SM_AMIGA_3_.Q & BERR.PIN);
SM_AMIGA_3_.C = (CLK_OSZI);
SM_AMIGA_2_.D = (RST & CLK_000_D_1_.Q & SM_AMIGA_2_.Q & BERR.PIN
# RST & !CLK_000_D_0_.Q & SM_AMIGA_2_.Q & BERR.PIN
# RST & inst_VPA_D.Q & !inst_DTACK_D0.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q
# RST & !VMA.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !inst_VPA_D.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q);
SM_AMIGA_2_.C = (CLK_OSZI);
SM_AMIGA_i_7_.D.X1 = (RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_6_.Q & !BERR.PIN
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_4_.Q & !BERR.PIN
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_1_.Q & !BERR.PIN
# RST & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_5_.Q & !BERR.PIN
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & SM_AMIGA_2_.Q & !BERR.PIN
# RST & inst_VPA_D.Q & !inst_DTACK_D0.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q & !BERR.PIN
# RST & !CLK_000_D_1_.Q & CLK_000_D_0_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & BERR.PIN
# !nEXP_SPACE & RST & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & BERR.PIN
# RST & inst_AS_030_000_SYNC.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & BERR.PIN
# RST & !CLK_000_D_1_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & BERR.PIN
# RST & CLK_000_D_0_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_1_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_5_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & BERR.PIN
# RST & !VMA.Q & !cpu_est_0_.Q & !cpu_est_1_.Q & !cpu_est_2_.Q & cpu_est_3_.Q & !inst_VPA_D.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & SM_AMIGA_3_.Q & !BERR.PIN
# nEXP_SPACE & RST & !inst_AS_030_000_SYNC.Q & CLK_000_D_1_.Q & !CLK_000_D_0_.Q & !SM_AMIGA_6_.Q & !SM_AMIGA_4_.Q & !SM_AMIGA_0_.Q & !SM_AMIGA_3_.Q & !SM_AMIGA_2_.Q & !BERR.PIN);
SM_AMIGA_i_7_.D.X2 = (RST & BERR.PIN);
SM_AMIGA_i_7_.C = (CLK_OSZI);
!CIIN_0 = (!nEXP_SPACE & un10_ciin_i);
Reverse-Polarity Equations:
Reference in New Issue View Git Blame Copy Permalink