Macintosh-HW
/
68030tk
mirror of https://github.com/kr239/68030tk.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
68030tk/Logic/68030_tk.out

2198 lines
163 KiB
Plaintext
Raw Blame History

116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 4 0 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 4 0 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 2 4 6 79 -1 4 0 21
70 RW 5 344 6 2 5 7 70 -1 2 0 21
31 UDS_000 5 -1 3 2 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 2 6 7 30 -1 1 0 21
78 SIZE_1_ 5 337 7 1 1 78 -1 3 0 21
69 SIZE_0_ 5 342 6 1 1 69 -1 3 0 21
68 A_0_ 5 345 6 1 1 68 -1 3 0 21
40 BERR 5 -1 4 1 2 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 341 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
341 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 1 6 0 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 5 4 1 3 5 7 -1 -1 3 0 21
307 CLK_000_D_3_ 3 -1 3 4 0 2 3 5 -1 -1 1 0 21
300 inst_BGACK_030_INT_D 3 -1 7 4 0 5 6 7 -1 -1 1 0 21
325 SM_AMIGA_0_ 3 -1 0 3 0 5 7 -1 -1 4 0 21
295 cpu_est_1_ 3 -1 6 3 2 3 6 -1 -1 4 0 21
293 cpu_est_3_ 3 -1 3 3 2 3 6 -1 -1 4 0 21
294 cpu_est_0_ 3 -1 6 3 2 3 6 -1 -1 3 0 21
306 CLK_000_D_2_ 3 -1 7 3 0 2 3 -1 -1 1 0 21
298 inst_AS_030_D0 3 -1 7 3 3 4 5 -1 -1 1 0 21
296 cpu_est_2_ 3 -1 3 3 2 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 6 2 0 6 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 6 2 6 7 -1 -1 7 0 21
299 inst_AS_030_000_SYNC 3 -1 5 2 3 5 -1 -1 7 0 21
326 RST_DLY_0_ 3 -1 2 2 0 2 -1 -1 4 0 21
319 SM_AMIGA_1_ 3 -1 2 2 0 2 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 2 3 34 -1 3 0 21
335 SM_AMIGA_i_7_ 3 -1 5 2 5 7 -1 -1 3 1 21
332 SM_AMIGA_5_ 3 -1 3 2 2 3 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 2 2 2 5 -1 -1 3 0 21
322 inst_LDS_000_INT 3 -1 1 2 1 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 5 2 3 5 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 0 2 0 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 5 2 4 5 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 0 2 0 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 2 0 2 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 2 0 2 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 1 2 1 3 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 0 2 0 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 0 2 0 2 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 4 2 1 6 -1 -1 1 0 21
305 inst_VPA_D 3 -1 0 2 2 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 6 1 6 -1 -1 8 0 21
334 SM_AMIGA_2_ 3 -1 2 1 2 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 2 1 2 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
304 CYCLE_DMA_1_ 3 -1 6 1 6 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
342 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 3 1 5 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 6 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 1 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 4 1 4 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 2 1 2 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
85 RST 1 -1 -1 7 0 1 2 3 5 6 7 85 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 6 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 6 63 -1
59 A_1_ 1 -1 -1 1 0 59 -1
55 IPL_1_ 1 -1 -1 1 1 55 -1
35 VPA 1 -1 -1 1 0 35 -1
29 DTACK 1 -1 -1 1 2 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 1 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 4 2 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 4 0 3 4 7 41 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 3 5 68 -1 3 0 21
70 RW 5 344 6 2 5 7 70 -1 2 0 21
40 BERR 5 -1 4 2 0 5 40 -1 1 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 5 69 -1 3 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 7 0 1 2 3 4 6 7 82 -1 3 0 21
308 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 3 7 0 1 2 3 5 6 7 -1 -1 1 0 21
309 CLK_000_D_1_ 3 -1 7 7 0 1 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 5 2 3 5 6 7 -1 -1 3 0 21
295 cpu_est_1_ 3 -1 0 4 0 3 5 6 -1 -1 4 0 21
293 cpu_est_3_ 3 -1 0 4 0 3 5 6 -1 -1 4 0 21
300 inst_BGACK_030_INT_D 3 -1 6 4 1 2 6 7 -1 -1 1 0 21
296 cpu_est_2_ 3 -1 3 4 0 3 5 6 -1 -1 1 1 21
343 RN_VMA 3 34 3 3 0 3 5 34 -1 3 0 21
325 SM_AMIGA_0_ 3 -1 6 3 2 6 7 -1 -1 3 0 21
294 cpu_est_0_ 3 -1 0 3 0 3 5 -1 -1 3 0 21
305 inst_VPA_D 3 -1 2 3 0 3 5 -1 -1 1 0 21
298 inst_AS_030_D0 3 -1 4 3 2 3 4 -1 -1 1 0 21
301 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
299 inst_AS_030_000_SYNC 3 -1 2 2 2 3 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 6 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 5 2 0 5 -1 -1 5 0 21
326 RST_DLY_0_ 3 -1 6 2 1 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 2 2 7 -1 -1 3 1 21
332 SM_AMIGA_5_ 3 -1 6 2 5 6 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 6 2 5 6 -1 -1 3 0 21
321 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 5 2 3 5 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 3 2 0 3 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 2 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 1 2 1 6 -1 -1 2 1 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 1 2 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 1 2 1 2 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 1 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 3 2 1 3 -1 -1 1 0 21
307 inst_DTACK_D0 3 -1 2 2 0 5 -1 -1 1 0 21
306 CLK_000_D_3_ 3 -1 4 2 2 7 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
302 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
304 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
319 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 7 1 2 -1 -1 1 0 21
316 CLK_000_D_2_ 3 -1 7 1 4 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 7 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 0 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 7 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
55 IPL_1_ 1 -1 -1 2 0 1 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 0 63 -1
59 A_1_ 1 -1 -1 1 1 59 -1
35 VPA 1 -1 -1 1 2 35 -1
29 DTACK 1 -1 -1 1 2 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 3 10 -1
115 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 4 2 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 4 0 1 4 7 41 -1 1 0 21
79 RW_000 5 338 7 3 0 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
68 A_0_ 5 344 6 2 2 6 68 -1 3 0 21
70 RW 5 343 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 336 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 339 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 337 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 346 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 345 1 0 6 -1 10 0 21
82 BGACK_030 5 341 7 0 82 -1 3 0 21
34 VMA 5 342 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
341 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
308 inst_RESET_OUT 3 -1 3 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 6 6 0 1 2 3 5 7 -1 -1 1 0 21
309 CLK_000_D_1_ 3 -1 7 6 0 1 2 3 5 7 -1 -1 1 0 21
321 SM_AMIGA_6_ 3 -1 5 5 1 2 5 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
295 cpu_est_1_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
293 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
296 cpu_est_2_ 3 -1 0 3 0 3 6 -1 -1 1 1 21
301 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
299 inst_AS_030_000_SYNC 3 -1 5 2 3 5 -1 -1 7 0 21
333 SM_AMIGA_2_ 3 -1 0 2 0 2 -1 -1 5 0 21
325 RST_DLY_0_ 3 -1 3 2 1 3 -1 -1 4 0 21
342 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
334 SM_AMIGA_i_7_ 3 -1 5 2 5 7 -1 -1 3 1 21
331 SM_AMIGA_5_ 3 -1 1 2 1 2 -1 -1 3 0 21
324 SM_AMIGA_0_ 3 -1 5 2 5 7 -1 -1 3 0 21
323 SM_AMIGA_1_ 3 -1 2 2 2 5 -1 -1 3 0 21
322 SM_AMIGA_4_ 3 -1 2 2 0 2 -1 -1 3 0 21
320 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
319 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 1 2 0 1 -1 -1 3 0 21
294 cpu_est_0_ 3 -1 3 2 0 3 -1 -1 3 0 21
330 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
329 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
327 RST_DLY_2_ 3 -1 1 2 1 3 -1 -1 2 0 21
326 RST_DLY_1_ 3 -1 3 2 1 3 -1 -1 2 1 21
318 inst_UDS_000_INT 3 -1 6 2 3 6 -1 -1 2 0 21
317 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 2 2 2 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 6 2 2 6 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 7 2 1 6 -1 -1 1 0 21
306 CLK_000_D_2_ 3 -1 7 2 1 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 6 2 0 3 -1 -1 1 0 21
346 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
345 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
337 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
302 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
328 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
332 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
338 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
304 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
344 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
339 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
336 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
343 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
335 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
316 CLK_000_D_3_ 3 -1 1 1 5 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 3 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 6 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 6 1 1 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 7 1 7 -1 -1 1 0 21
307 inst_DTACK_D0 3 -1 6 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 3 67 -1
66 IPL_0_ 1 -1 -1 2 1 6 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 6 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 0 63 -1
35 VPA 1 -1 -1 1 6 35 -1
29 DTACK 1 -1 -1 1 6 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 6 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 4 5 6 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 2 3 68 -1 3 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 1 6 0 2 3 5 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 2 4 2 3 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 3 0 2 3 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 6 2 1 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 6 2 1 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 6 2 4 6 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
316 CLK_000_D_2_ 3 -1 7 2 0 5 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 2 2 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 7 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 N_262 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 1 0 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 1 0 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 5 1 2 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 2 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 7 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 0 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 2 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 7 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
35 VPA 1 -1 -1 1 7 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 1 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 4 5 6 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 2 3 68 -1 3 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 1 6 0 2 3 5 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 2 4 2 3 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 3 0 2 3 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 6 2 1 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 6 2 1 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 6 2 4 6 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
316 CLK_000_D_2_ 3 -1 7 2 0 5 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 2 2 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 7 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 N_262 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 1 0 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 1 0 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 5 1 2 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 2 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 7 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 0 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 2 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 7 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
35 VPA 1 -1 -1 1 7 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 1 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 0 2 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 5 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 342 6 1 2 69 -1 3 0 21
68 A_0_ 5 345 6 1 2 68 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 341 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
341 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 3 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 7 5 0 2 3 5 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
295 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
293 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
323 SM_AMIGA_6_ 3 -1 2 3 0 2 7 -1 -1 3 0 21
296 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
316 CLK_000_D_2_ 3 -1 7 3 1 2 5 -1 -1 1 0 21
300 inst_BGACK_030_INT_D 3 -1 4 3 5 6 7 -1 -1 1 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
294 cpu_est_2_ 3 -1 0 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 5 2 1 5 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 0 2 0 2 -1 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 2 2 5 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 5 2 1 5 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 0 2 0 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 2 2 2 7 -1 -1 2 0 21
320 inst_UDS_000_INT 3 -1 2 2 2 3 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 6 2 2 6 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 7 2 3 7 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 1 2 0 2 -1 -1 1 0 21
305 inst_VPA_D 3 -1 6 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 3 1 3 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
342 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 3 1 3 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 3 1 3 -1 -1 2 1 21
317 CLK_000_D_4_ 3 -1 0 1 2 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 6 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 3 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 6 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
10 CLK_000 1 -1 -1 3 0 6 7 10 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 6 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 1 3 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
59 A_1_ 1 -1 -1 1 6 59 -1
35 VPA 1 -1 -1 1 6 35 -1
29 DTACK 1 -1 -1 1 6 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 4 1 2 4 7 81 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
41 AS_000 5 -1 4 3 0 4 7 41 -1 1 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
70 RW 5 344 6 2 1 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 0 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 0 69 -1 3 0 21
68 A_0_ 5 345 6 1 0 68 -1 3 0 21
40 BERR 5 -1 4 1 5 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 7 0 1 2 3 4 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 2 7 0 1 2 3 5 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 1 7 0 1 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 5 0 1 2 5 7 -1 -1 3 0 21
316 CLK_000_D_2_ 3 -1 7 4 1 3 5 7 -1 -1 1 0 21
296 cpu_est_1_ 3 -1 3 3 3 5 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 3 5 6 -1 -1 4 0 21
323 SM_AMIGA_4_ 3 -1 3 3 1 3 5 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 1 3 1 3 5 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 2 3 2 6 7 -1 -1 1 0 21
298 inst_AS_030_D0 3 -1 7 3 2 3 4 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 3 5 6 -1 -1 1 1 21
301 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
299 inst_AS_030_000_SYNC 3 -1 2 2 2 3 -1 -1 7 0 21
343 RN_VMA 3 34 3 2 3 5 34 -1 3 0 21
335 SM_AMIGA_i_7_ 3 -1 2 2 2 7 -1 -1 3 1 21
332 SM_AMIGA_5_ 3 -1 5 2 3 5 -1 -1 3 0 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 5 2 5 7 -1 -1 3 0 21
321 inst_LDS_000_INT 3 -1 0 2 0 3 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 1 2 1 3 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 1 2 1 4 -1 -1 2 0 21
319 inst_UDS_000_INT 3 -1 0 2 0 3 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 6 2 2 6 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 4 2 1 6 -1 -1 1 0 21
305 inst_VPA_D 3 -1 0 2 3 5 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
302 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
334 SM_AMIGA_2_ 3 -1 5 1 5 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 5 1 5 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
304 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
317 CLK_000_D_4_ 3 -1 2 1 2 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 6 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 3 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 4 1 4 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 5 1 5 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 7 1 2 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 7 0 1 2 3 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 6 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 1 3 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 0 63 -1
59 A_1_ 1 -1 -1 1 6 59 -1
35 VPA 1 -1 -1 1 0 35 -1
29 DTACK 1 -1 -1 1 5 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 2 10 -1
117 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 0 2 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 4 0 1 4 7 41 -1 1 0 21
79 RW_000 5 340 7 3 0 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
68 A_0_ 5 346 6 2 1 5 68 -1 3 0 21
70 RW 5 345 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 338 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 5 69 -1 3 0 21
40 BERR 5 -1 4 1 2 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 339 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 348 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 347 1 0 6 -1 10 0 21
82 BGACK_030 5 343 7 0 82 -1 3 0 21
34 VMA 5 344 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 342 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
343 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 3 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 3 6 0 1 2 3 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 7 6 0 1 2 3 6 7 -1 -1 1 0 21
324 SM_AMIGA_6_ 3 -1 1 5 0 1 2 5 7 -1 -1 3 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 1 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 3 3 2 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 6 3 2 3 6 -1 -1 4 0 21
336 SM_AMIGA_i_7_ 3 -1 1 3 1 5 7 -1 -1 3 1 21
326 SM_AMIGA_0_ 3 -1 0 3 0 1 7 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 2 3 6 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 3 5 6 7 -1 -1 1 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 6 3 2 3 6 -1 -1 1 1 21
301 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
344 RN_VMA 3 34 3 2 2 3 34 -1 3 0 21
333 SM_AMIGA_5_ 3 -1 0 2 0 6 -1 -1 3 0 21
325 SM_AMIGA_4_ 3 -1 6 2 2 6 -1 -1 3 0 21
323 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
322 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
320 SM_AMIGA_1_ 3 -1 2 2 0 2 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 1 2 0 1 -1 -1 3 0 21
332 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
331 inst_DSACK1_INT 3 -1 0 2 0 7 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 1 2 1 3 -1 -1 2 0 21
319 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 5 2 3 5 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 5 2 2 5 -1 -1 2 0 21
316 CLK_000_D_2_ 3 -1 7 2 0 2 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_D 3 -1 0 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 7 2 0 7 -1 -1 1 0 21
307 CLK_000_D_4_ 3 -1 0 2 1 7 -1 -1 1 0 21
305 inst_VPA_D 3 -1 6 2 2 3 -1 -1 1 0 21
348 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
347 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
339 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
302 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
330 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
335 SM_AMIGA_2_ 3 -1 2 1 2 -1 -1 5 0 21
334 SM_AMIGA_3_ 3 -1 2 1 2 -1 -1 5 0 21
340 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
327 RST_DLY_0_ 3 -1 3 1 3 -1 -1 4 0 21
304 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
346 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
338 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
345 RN_RW 3 70 6 1 6 70 -1 2 0 21
342 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
337 N_262 3 -1 4 1 4 -1 -1 2 0 21
329 RST_DLY_2_ 3 -1 3 1 3 -1 -1 2 0 21
328 RST_DLY_1_ 3 -1 3 1 3 -1 -1 2 1 21
318 CLK_000_D_5_ 3 -1 7 1 1 -1 -1 1 0 21
317 CLK_000_D_3_ 3 -1 2 1 0 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 5 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 6 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 6 1 2 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 5 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 1 6 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 0 63 -1
59 A_1_ 1 -1 -1 1 5 59 -1
35 VPA 1 -1 -1 1 6 35 -1
29 DTACK 1 -1 -1 1 6 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 3 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 4 5 6 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 2 3 68 -1 3 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 1 6 0 2 3 5 6 7 -1 -1 1 0 21
306 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 2 4 2 3 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 3 0 2 3 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 6 2 1 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 6 2 1 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 6 2 4 6 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
316 CLK_000_D_2_ 3 -1 7 2 0 5 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 2 2 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 7 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 N_262 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 1 0 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 1 0 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 5 1 2 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 2 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 7 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 0 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 2 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 7 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
35 VPA 1 -1 -1 1 7 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 1 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 4 5 6 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 2 3 68 -1 3 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
308 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 0 6 0 2 3 5 6 7 -1 -1 1 0 21
309 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 2 4 2 3 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 3 0 2 3 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 6 2 1 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 6 2 1 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 6 2 4 6 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
306 CLK_000_D_3_ 3 -1 1 2 2 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 7 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 1 0 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 1 0 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 5 1 2 -1 -1 1 0 21
316 CLK_000_D_2_ 3 -1 7 1 1 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 2 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 7 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
307 inst_DTACK_D0 3 -1 0 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 2 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 7 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
10 CLK_000 1 -1 -1 2 0 5 10 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
35 VPA 1 -1 -1 1 7 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 6 0 2 3 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 4 0 2 4 7 41 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 1 5 68 -1 3 0 21
70 RW 5 344 6 2 3 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 342 6 1 5 69 -1 3 0 21
40 BERR 5 -1 4 1 5 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 341 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
341 RN_BGACK_030 3 82 7 7 0 1 2 3 4 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 3 7 0 1 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 7 0 1 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 1 5 0 1 3 5 7 -1 -1 3 0 21
300 inst_AS_030_000_SYNC 3 -1 2 3 1 2 3 -1 -1 7 0 21
295 cpu_est_3_ 3 -1 3 3 3 5 6 -1 -1 4 0 21
293 cpu_est_1_ 3 -1 3 3 3 5 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 1 3 1 2 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 6 3 1 6 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 2 3 2 3 5 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 3 2 6 7 -1 -1 1 0 21
299 inst_AS_030_D0 3 -1 4 3 2 3 4 -1 -1 1 0 21
294 cpu_est_2_ 3 -1 3 3 3 5 6 -1 -1 1 1 21
302 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 5 2 0 5 -1 -1 5 0 21
326 RST_DLY_0_ 3 -1 6 2 5 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 3 5 34 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 0 2 0 2 -1 -1 3 0 21
322 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 0 2 0 6 -1 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 2 2 0 2 -1 -1 3 0 21
296 cpu_est_0_ 3 -1 3 2 3 5 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 5 2 4 5 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 0 2 0 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 5 2 5 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 2 5 6 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 1 2 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 2 2 2 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 7 2 1 6 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 2 1 6 -1 -1 1 0 21
306 inst_VPA_D 3 -1 2 2 3 5 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
303 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 5 1 5 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
305 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
342 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 3 1 3 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
318 CLK_000_D_4_ 3 -1 6 1 1 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 0 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 6 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 6 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 7 1 7 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 1 1 5 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
10 CLK_000 1 -1 -1 3 0 3 6 10 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 6 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 1 6 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 0 63 -1
59 A_1_ 1 -1 -1 1 2 59 -1
35 VPA 1 -1 -1 1 2 35 -1
29 DTACK 1 -1 -1 1 1 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 4 5 6 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 1 4 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 1 4 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 1 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 1 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 2 3 68 -1 3 0 21
70 RW 5 344 6 2 2 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 2 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
308 inst_RESET_OUT 3 -1 0 7 0 1 2 3 4 6 7 -1 -1 2 0 21
310 CLK_000_D_0_ 3 -1 0 6 0 2 3 5 6 7 -1 -1 1 0 21
309 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 2 4 2 3 6 7 -1 -1 3 0 21
300 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
299 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 6 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 5 3 2 5 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 3 0 2 3 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
298 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
302 inst_DS_000_DMA 3 -1 1 2 0 1 -1 -1 9 0 21
301 inst_AS_000_DMA 3 -1 1 2 1 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
304 CYCLE_DMA_1_ 3 -1 6 2 1 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
322 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 2 2 2 3 -1 -1 3 0 21
303 CYCLE_DMA_0_ 3 -1 6 2 1 6 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 6 2 4 6 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 5 2 5 7 -1 -1 2 0 21
318 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 6 2 3 6 -1 -1 2 0 21
312 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
311 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
306 CLK_000_D_3_ 3 -1 1 2 2 5 -1 -1 1 0 21
305 inst_VPA_D 3 -1 7 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 1 1 1 -1 -1 8 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
319 SM_AMIGA_1_ 3 -1 5 1 5 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 0 1 0 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 0 1 0 -1 -1 2 1 21
320 inst_UDS_000_INT 3 -1 3 1 3 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 2 1 2 -1 -1 2 0 21
317 CLK_000_D_4_ 3 -1 5 1 2 -1 -1 1 0 21
316 CLK_000_D_2_ 3 -1 7 1 1 -1 -1 1 0 21
315 IPL_D0_2_ 3 -1 2 1 1 -1 -1 1 0 21
314 IPL_D0_1_ 3 -1 7 1 1 -1 -1 1 0 21
313 IPL_D0_0_ 3 -1 3 1 1 -1 -1 1 0 21
307 inst_DTACK_D0 3 -1 0 1 0 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 2 67 -1
66 IPL_0_ 1 -1 -1 2 1 3 66 -1
59 A_1_ 1 -1 -1 2 2 6 59 -1
55 IPL_1_ 1 -1 -1 2 1 7 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
10 CLK_000 1 -1 -1 2 0 5 10 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 1 63 -1
35 VPA 1 -1 -1 1 7 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 3 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 4 5 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 4 5 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 5 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 5 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 1 5 68 -1 3 0 21
70 RW 5 344 6 2 5 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 5 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 0 6 0 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 5 0 1 2 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 4 1 2 6 7 -1 -1 1 0 21
296 cpu_est_1_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
299 inst_AS_030_D0 3 -1 4 3 2 3 4 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
303 inst_DS_000_DMA 3 -1 5 2 0 5 -1 -1 9 0 21
302 inst_AS_000_DMA 3 -1 5 2 5 7 -1 -1 7 0 21
300 inst_AS_030_000_SYNC 3 -1 2 2 2 3 -1 -1 7 0 21
305 CYCLE_DMA_1_ 3 -1 6 2 5 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
335 SM_AMIGA_i_7_ 3 -1 2 2 2 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 0 2 0 7 -1 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 0 2 0 5 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 5 2 3 5 -1 -1 3 0 21
319 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 6 2 5 6 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 3 2 0 3 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 1 2 1 3 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 1 2 1 2 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 1 2 1 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 1 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 2 2 1 2 -1 -1 1 0 21
306 inst_VPA_D 3 -1 3 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 5 1 5 -1 -1 8 0 21
334 SM_AMIGA_2_ 3 -1 0 1 0 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
318 CLK_000_D_4_ 3 -1 2 1 2 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 0 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 3 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 0 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 6 1 0 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 1 2 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 3 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 0 1 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 5 63 -1
59 A_1_ 1 -1 -1 1 1 59 -1
35 VPA 1 -1 -1 1 3 35 -1
29 DTACK 1 -1 -1 1 6 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 0 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 6 1 2 3 4 5 7 81 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
41 AS_000 5 -1 4 3 0 4 7 41 -1 1 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
70 RW 5 344 6 2 1 7 70 -1 2 0 21
40 BERR 5 -1 4 2 0 3 40 -1 1 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 5 69 -1 3 0 21
68 A_0_ 5 345 6 1 5 68 -1 3 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 9 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 9 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 9 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 2 7 0 1 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 7 0 1 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 4 1 2 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
300 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
299 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 0 3 0 3 6 -1 -1 1 1 21
302 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 3 2 0 3 -1 -1 5 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 2 2 2 3 -1 -1 3 0 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 5 2 5 7 -1 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 3 2 1 3 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 1 2 1 3 -1 -1 3 0 21
319 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 5 2 3 5 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 5 2 2 5 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 2 2 2 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 1 2 0 3 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 3 2 1 2 -1 -1 1 0 21
306 inst_VPA_D 3 -1 0 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 9 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 9 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 9 0 21
303 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
305 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
318 CLK_000_D_4_ 3 -1 1 1 2 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 3 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 1 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 3 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 6 1 1 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
66 IPL_0_ 1 -1 -1 2 1 6 66 -1
59 A_1_ 1 -1 -1 2 2 5 59 -1
55 IPL_1_ 1 -1 -1 2 1 3 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
67 IPL_2_ 1 -1 -1 1 1 67 -1
63 CLK_030 1 -1 -1 1 0 63 -1
35 VPA 1 -1 -1 1 0 35 -1
29 DTACK 1 -1 -1 1 1 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 2 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 3 4 5 7 81 -1 1 0 21
41 AS_000 5 -1 4 5 0 4 5 6 7 41 -1 1 0 21
79 RW_000 5 339 7 3 4 5 6 79 -1 4 0 21
31 UDS_000 5 -1 3 3 5 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 5 6 7 30 -1 1 0 21
68 A_0_ 5 345 6 2 1 5 68 -1 3 0 21
70 RW 5 344 6 2 5 7 70 -1 2 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 340 6 1 5 69 -1 3 0 21
40 BERR 5 -1 4 1 0 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 10 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 10 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 10 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 0 6 0 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 6 0 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 5 0 1 2 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 4 1 2 6 7 -1 -1 1 0 21
296 cpu_est_1_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
299 inst_AS_030_D0 3 -1 4 3 2 3 4 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 3 3 0 3 6 -1 -1 1 1 21
303 inst_DS_000_DMA 3 -1 5 2 0 5 -1 -1 9 0 21
302 inst_AS_000_DMA 3 -1 5 2 5 7 -1 -1 7 0 21
300 inst_AS_030_000_SYNC 3 -1 2 2 2 3 -1 -1 7 0 21
305 CYCLE_DMA_1_ 3 -1 6 2 5 6 -1 -1 4 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
335 SM_AMIGA_i_7_ 3 -1 2 2 2 7 -1 -1 3 1 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 0 2 0 7 -1 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 0 2 0 5 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 5 2 3 5 -1 -1 3 0 21
319 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 6 2 5 6 -1 -1 3 0 21
295 cpu_est_0_ 3 -1 3 2 0 3 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 1 2 1 3 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 1 2 1 2 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 1 2 1 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 1 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 2 2 1 2 -1 -1 1 0 21
306 inst_VPA_D 3 -1 3 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 10 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 10 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 10 0 21
329 inst_CLK_030_H 3 -1 5 1 5 -1 -1 8 0 21
334 SM_AMIGA_2_ 3 -1 0 1 0 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 0 1 0 -1 -1 5 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
340 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
318 CLK_000_D_4_ 3 -1 2 1 2 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 0 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 3 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 0 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 0 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 6 1 0 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 0 1 2 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 3 67 -1
66 IPL_0_ 1 -1 -1 2 0 1 66 -1
55 IPL_1_ 1 -1 -1 2 0 1 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
63 CLK_030 1 -1 -1 1 5 63 -1
59 A_1_ 1 -1 -1 1 1 59 -1
35 VPA 1 -1 -1 1 3 35 -1
29 DTACK 1 -1 -1 1 6 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 0 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 6 1 2 3 4 5 7 81 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
41 AS_000 5 -1 4 3 0 4 7 41 -1 1 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
70 RW 5 344 6 2 1 7 70 -1 2 0 21
40 BERR 5 -1 4 2 0 3 40 -1 1 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 5 69 -1 3 0 21
68 A_0_ 5 345 6 1 5 68 -1 3 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 9 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 9 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 9 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 2 7 0 1 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 7 0 1 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 4 1 2 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
300 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
299 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 0 3 0 3 6 -1 -1 1 1 21
302 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 3 2 0 3 -1 -1 5 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 2 2 2 3 -1 -1 3 0 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 5 2 5 7 -1 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 3 2 1 3 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 1 2 1 3 -1 -1 3 0 21
319 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 5 2 3 5 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 5 2 2 5 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 2 2 2 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 1 2 0 3 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 3 2 1 2 -1 -1 1 0 21
306 inst_VPA_D 3 -1 0 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 9 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 9 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 9 0 21
303 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
305 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
318 CLK_000_D_4_ 3 -1 1 1 2 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 3 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 1 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 3 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 6 1 1 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
66 IPL_0_ 1 -1 -1 2 1 6 66 -1
59 A_1_ 1 -1 -1 2 2 5 59 -1
55 IPL_1_ 1 -1 -1 2 1 3 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
67 IPL_2_ 1 -1 -1 1 1 67 -1
63 CLK_030 1 -1 -1 1 0 63 -1
35 VPA 1 -1 -1 1 0 35 -1
29 DTACK 1 -1 -1 1 1 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 2 10 -1
117 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 5 2 3 4 5 7 81 -1 1 0 21
79 RW_000 5 340 7 3 0 4 6 79 -1 4 0 21
41 AS_000 5 -1 4 3 0 4 7 41 -1 1 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
70 RW 5 345 6 2 5 7 70 -1 2 0 21
78 SIZE_1_ 5 338 7 1 2 78 -1 3 0 21
69 SIZE_0_ 5 343 6 1 2 69 -1 3 0 21
68 A_0_ 5 346 6 1 2 68 -1 3 0 21
40 BERR 5 -1 4 1 5 40 -1 1 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 339 1 0 8 -1 9 0 21
7 IPL_030_0_ 5 348 1 0 7 -1 9 0 21
6 IPL_030_1_ 5 347 1 0 6 -1 9 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 344 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 341 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 6 6 0 1 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 6 0 1 3 5 6 7 -1 -1 1 0 21
323 SM_AMIGA_6_ 3 -1 1 5 1 2 3 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 5 1 2 5 6 7 -1 -1 1 0 21
300 inst_AS_030_000_SYNC 3 -1 2 3 1 2 3 -1 -1 7 0 21
295 cpu_est_3_ 3 -1 6 3 3 5 6 -1 -1 4 0 21
293 cpu_est_1_ 3 -1 3 3 3 5 6 -1 -1 4 0 21
336 SM_AMIGA_i_7_ 3 -1 1 3 1 2 7 -1 -1 3 1 21
296 cpu_est_0_ 3 -1 3 3 3 5 6 -1 -1 3 0 21
299 inst_AS_030_D0 3 -1 4 3 2 3 4 -1 -1 1 0 21
294 cpu_est_2_ 3 -1 5 3 3 5 6 -1 -1 1 1 21
302 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
335 SM_AMIGA_2_ 3 -1 5 2 0 5 -1 -1 5 0 21
344 RN_VMA 3 34 3 2 3 5 34 -1 3 0 21
326 SM_AMIGA_0_ 3 -1 7 2 1 7 -1 -1 3 0 21
325 SM_AMIGA_1_ 3 -1 0 2 0 7 -1 -1 3 0 21
324 SM_AMIGA_4_ 3 -1 3 2 3 5 -1 -1 3 0 21
321 inst_DS_000_ENABLE 3 -1 5 2 3 5 -1 -1 3 0 21
320 inst_LDS_000_INT 3 -1 2 2 2 3 -1 -1 3 0 21
332 inst_AS_000_INT 3 -1 3 2 3 4 -1 -1 2 0 21
322 inst_UDS_000_INT 3 -1 2 2 2 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_25 3 -1 0 2 0 2 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 5 2 2 5 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 1 2 1 3 -1 -1 2 0 21
314 inst_CLK_OUT_PRE_D 3 -1 2 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 2 2 0 2 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 2 2 1 7 -1 -1 1 0 21
306 inst_VPA_D 3 -1 6 2 3 5 -1 -1 1 0 21
348 RN_IPL_030_0_ 3 7 1 1 1 7 -1 9 0 21
347 RN_IPL_030_1_ 3 6 1 1 1 6 -1 9 0 21
339 RN_IPL_030_2_ 3 8 1 1 1 8 -1 9 0 21
303 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
330 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
334 SM_AMIGA_3_ 3 -1 5 1 5 -1 -1 5 0 21
340 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
327 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
305 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
346 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
343 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
338 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
333 SM_AMIGA_5_ 3 -1 3 1 3 -1 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 0 1 0 -1 -1 3 0 21
345 RN_RW 3 70 6 1 6 70 -1 2 0 21
341 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
337 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
331 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
329 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
328 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
319 CLK_000_D_4_ 3 -1 7 1 1 -1 -1 1 0 21
318 CLK_000_D_2_ 3 -1 0 1 2 -1 -1 1 0 21
317 IPL_D0_2_ 3 -1 3 1 1 -1 -1 1 0 21
316 IPL_D0_1_ 3 -1 0 1 1 -1 -1 1 0 21
315 IPL_D0_0_ 3 -1 1 1 1 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 0 1 5 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 7 0 1 2 3 4 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 2 4 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 2 4 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 2 4 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 2 4 7 58 -1
57 FC_1_ 1 -1 -1 3 2 4 7 57 -1
56 FC_0_ 1 -1 -1 3 2 4 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
67 IPL_2_ 1 -1 -1 2 1 3 67 -1
59 A_1_ 1 -1 -1 2 1 5 59 -1
55 IPL_1_ 1 -1 -1 2 0 1 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
66 IPL_0_ 1 -1 -1 1 1 66 -1
63 CLK_030 1 -1 -1 1 0 63 -1
35 VPA 1 -1 -1 1 6 35 -1
29 DTACK 1 -1 -1 1 0 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 6 10 -1
116 "number of signals after reading design file"
"sig sig sig pair blk fan PT xor sync"
"num name type sig num out pin node cnt PT type"
"--- ---- ---- ---- --- --- --- ---- --- --- ----"
81 AS_030 5 -1 7 6 1 2 3 4 5 7 81 -1 1 0 21
79 RW_000 5 339 7 3 0 4 6 79 -1 4 0 21
41 AS_000 5 -1 4 3 0 4 7 41 -1 1 0 21
31 UDS_000 5 -1 3 3 0 6 7 31 -1 1 0 21
30 LDS_000 5 -1 3 3 0 6 7 30 -1 1 0 21
70 RW 5 344 6 2 1 7 70 -1 2 0 21
40 BERR 5 -1 4 2 0 3 40 -1 1 0 21
78 SIZE_1_ 5 337 7 1 5 78 -1 3 0 21
69 SIZE_0_ 5 341 6 1 5 69 -1 3 0 21
68 A_0_ 5 345 6 1 5 68 -1 3 0 21
18 AHIGH_24_ 5 -1 2 1 4 18 -1 1 0 21
17 AHIGH_25_ 5 -1 2 1 4 17 -1 1 0 21
16 AHIGH_26_ 5 -1 2 1 4 16 -1 1 0 21
15 AHIGH_27_ 5 -1 2 1 4 15 -1 1 0 21
14 AHIGH_28_ 5 -1 2 1 4 14 -1 1 0 21
5 AHIGH_29_ 5 -1 1 1 4 5 -1 1 0 21
4 AHIGH_30_ 5 -1 1 1 4 4 -1 1 0 21
3 AHIGH_31_ 5 -1 1 1 4 3 -1 1 0 21
8 IPL_030_2_ 5 338 1 0 8 -1 9 0 21
7 IPL_030_0_ 5 347 1 0 7 -1 9 0 21
6 IPL_030_1_ 5 346 1 0 6 -1 9 0 21
82 BGACK_030 5 342 7 0 82 -1 3 0 21
34 VMA 5 343 3 0 34 -1 3 0 21
65 E 0 6 0 65 -1 2 0 21
47 AMIGA_BUS_DATA_DIR 0 4 0 47 -1 2 0 21
33 AMIGA_BUS_ENABLE_HIGH 0 3 0 33 -1 2 0 21
28 BG_000 5 340 3 0 28 -1 2 0 21
97 DS_030 0 0 0 97 -1 1 0 21
91 AVEC 0 0 0 91 -1 1 0 21
80 DSACK1 0 7 0 80 -1 1 0 21
77 FPU_CS 0 7 0 77 -1 1 0 21
64 CLK_DIV_OUT 0 6 0 64 -1 1 0 21
46 CIIN 0 4 0 46 -1 1 0 21
32 AMIGA_ADDR_ENABLE 0 3 0 32 -1 1 0 21
19 AMIGA_BUS_ENABLE_LOW 0 2 0 19 -1 1 0 21
9 CLK_EXP 0 1 0 9 -1 1 0 21
2 RESET 0 1 0 2 -1 1 0 21
342 RN_BGACK_030 3 82 7 8 0 1 2 3 4 5 6 7 82 -1 3 0 21
309 inst_RESET_OUT 3 -1 6 7 0 1 2 3 4 6 7 -1 -1 2 0 21
311 CLK_000_D_0_ 3 -1 2 7 0 1 2 3 5 6 7 -1 -1 1 0 21
310 CLK_000_D_1_ 3 -1 7 7 0 1 2 3 5 6 7 -1 -1 1 0 21
322 SM_AMIGA_6_ 3 -1 2 4 1 2 5 7 -1 -1 3 0 21
301 inst_BGACK_030_INT_D 3 -1 4 4 2 5 6 7 -1 -1 1 0 21
300 inst_AS_030_000_SYNC 3 -1 5 3 2 3 5 -1 -1 7 0 21
296 cpu_est_1_ 3 -1 0 3 0 3 6 -1 -1 4 0 21
294 cpu_est_3_ 3 -1 3 3 0 3 6 -1 -1 4 0 21
335 SM_AMIGA_i_7_ 3 -1 2 3 2 5 7 -1 -1 3 1 21
295 cpu_est_0_ 3 -1 6 3 0 3 6 -1 -1 3 0 21
299 inst_AS_030_D0 3 -1 4 3 3 4 5 -1 -1 1 0 21
293 cpu_est_2_ 3 -1 0 3 0 3 6 -1 -1 1 1 21
302 inst_AS_000_DMA 3 -1 0 2 0 7 -1 -1 7 0 21
334 SM_AMIGA_2_ 3 -1 0 2 0 5 -1 -1 5 0 21
333 SM_AMIGA_3_ 3 -1 3 2 0 3 -1 -1 5 0 21
343 RN_VMA 3 34 3 2 0 3 34 -1 3 0 21
332 SM_AMIGA_5_ 3 -1 2 2 2 3 -1 -1 3 0 21
325 SM_AMIGA_0_ 3 -1 7 2 2 7 -1 -1 3 0 21
324 SM_AMIGA_1_ 3 -1 5 2 5 7 -1 -1 3 0 21
323 SM_AMIGA_4_ 3 -1 3 2 1 3 -1 -1 3 0 21
320 inst_DS_000_ENABLE 3 -1 1 2 1 3 -1 -1 3 0 21
319 inst_LDS_000_INT 3 -1 5 2 3 5 -1 -1 3 0 21
331 inst_AS_000_INT 3 -1 2 2 2 4 -1 -1 2 0 21
321 inst_UDS_000_INT 3 -1 5 2 3 5 -1 -1 2 0 21
298 inst_AMIGA_BUS_ENABLE_DMA_LOW 3 -1 5 2 2 5 -1 -1 2 0 21
297 inst_AMIGA_BUS_ENABLE_DMA_HIGH 3 -1 2 2 2 3 -1 -1 2 0 21
313 inst_CLK_OUT_PRE_D 3 -1 3 2 1 6 -1 -1 1 0 21
312 inst_CLK_OUT_PRE_50 3 -1 6 2 3 6 -1 -1 1 0 21
308 inst_DTACK_D0 3 -1 1 2 0 3 -1 -1 1 0 21
307 CLK_000_D_3_ 3 -1 3 2 1 2 -1 -1 1 0 21
306 inst_VPA_D 3 -1 0 2 0 3 -1 -1 1 0 21
347 RN_IPL_030_0_ 3 7 1 1 1 7 -1 9 0 21
346 RN_IPL_030_1_ 3 6 1 1 1 6 -1 9 0 21
338 RN_IPL_030_2_ 3 8 1 1 1 8 -1 9 0 21
303 inst_DS_000_DMA 3 -1 0 1 0 -1 -1 9 0 21
329 inst_CLK_030_H 3 -1 0 1 0 -1 -1 8 0 21
339 RN_RW_000 3 79 7 1 7 79 -1 4 0 21
326 RST_DLY_0_ 3 -1 6 1 6 -1 -1 4 0 21
305 CYCLE_DMA_1_ 3 -1 0 1 0 -1 -1 4 0 21
345 RN_A_0_ 3 68 6 1 6 68 -1 3 0 21
341 RN_SIZE_0_ 3 69 6 1 6 69 -1 3 0 21
337 RN_SIZE_1_ 3 78 7 1 7 78 -1 3 0 21
304 CYCLE_DMA_0_ 3 -1 0 1 0 -1 -1 3 0 21
344 RN_RW 3 70 6 1 6 70 -1 2 0 21
340 RN_BG_000 3 28 3 1 3 28 -1 2 0 21
336 CIIN_0 3 -1 4 1 4 -1 -1 2 0 21
330 inst_DSACK1_INT 3 -1 7 1 7 -1 -1 2 0 21
328 RST_DLY_2_ 3 -1 6 1 6 -1 -1 2 0 21
327 RST_DLY_1_ 3 -1 6 1 6 -1 -1 2 1 21
318 CLK_000_D_4_ 3 -1 1 1 2 -1 -1 1 0 21
317 CLK_000_D_2_ 3 -1 7 1 3 -1 -1 1 0 21
316 IPL_D0_2_ 3 -1 1 1 1 -1 -1 1 0 21
315 IPL_D0_1_ 3 -1 3 1 1 -1 -1 1 0 21
314 IPL_D0_0_ 3 -1 6 1 1 -1 -1 1 0 21
60 CLK_OSZI 9 -1 0 60 -1
85 RST 1 -1 -1 8 0 1 2 3 4 5 6 7 85 -1
13 nEXP_SPACE 1 -1 -1 8 0 1 2 3 4 5 6 7 13 -1
96 A_DECODE_19_ 1 -1 -1 3 4 5 7 96 -1
95 A_DECODE_16_ 1 -1 -1 3 4 5 7 95 -1
94 A_DECODE_18_ 1 -1 -1 3 4 5 7 94 -1
58 A_DECODE_17_ 1 -1 -1 3 4 5 7 58 -1
57 FC_1_ 1 -1 -1 3 4 5 7 57 -1
56 FC_0_ 1 -1 -1 3 4 5 7 56 -1
90 FPU_SENSE 1 -1 -1 2 4 7 90 -1
66 IPL_0_ 1 -1 -1 2 1 6 66 -1
59 A_1_ 1 -1 -1 2 2 5 59 -1
55 IPL_1_ 1 -1 -1 2 1 3 55 -1
27 BGACK_000 1 -1 -1 2 4 7 27 -1
93 A_DECODE_21_ 1 -1 -1 1 4 93 -1
92 A_DECODE_20_ 1 -1 -1 1 4 92 -1
84 A_DECODE_23_ 1 -1 -1 1 4 84 -1
83 A_DECODE_22_ 1 -1 -1 1 4 83 -1
67 IPL_2_ 1 -1 -1 1 1 67 -1
63 CLK_030 1 -1 -1 1 0 63 -1
35 VPA 1 -1 -1 1 0 35 -1
29 DTACK 1 -1 -1 1 1 29 -1
20 BG_030 1 -1 -1 1 3 20 -1
10 CLK_000 1 -1 -1 1 2 10 -1
Reference in New Issue View Git Blame Copy Permalink