Macintosh-HW
/
GW28R8128
mirror of https://github.com/garrettsworkshop/GW28R8128.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Migrate to KiCAD 6

This commit is contained in:
Zane Kaminski 2022-02-05 19:08:54 -05:00
parent 86e295eb2e
commit 0a7d9b86e5
8 changed files with 9903 additions and 1859 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitignore vendored
View File

@ -14,6 +14,7 @@ _autosave-*
*-save.pro
*-save.kicad_pcb
fp-info-cache
GW28R8128-backups/*
# Netlist files (exported from Eeschema)
*.net

4345
Documentation/Assembly.html Normal file
View File

File diff suppressed because one or more lines are too long

4921
GW28R8128.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

75
GW28R8128.kicad_prl Normal file
View File

@ -0,0 +1,75 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"pads": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"ratsnest_display_mode": 0,
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": true,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
0,
1,
2,
3,
4,
5,
8,
9,
10,
11,
12,
13,
14,
15,
16,
17,
18,
19,
20,
21,
22,
23,
24,
25,
26,
27,
28,
29,
30,
32,
33,
34,
35,
36
],
"visible_layers": "fffffff_ffffffff",
"zone_display_mode": 0
},
"meta": {
"filename": "GW28R8128.kicad_prl",
"version": 3
},
"project": {
"files": []
}
}

442
GW28R8128.kicad_pro Normal file
View File

@ -0,0 +1,442 @@
{
"board": {
"design_settings": {
"defaults": {
"board_outline_line_width": 0.15,
"copper_line_width": 0.15239999999999998,
"copper_text_italic": false,
"copper_text_size_h": 1.5,
"copper_text_size_v": 1.5,
"copper_text_thickness": 0.3,
"copper_text_upright": false,
"courtyard_line_width": 0.049999999999999996,
"dimension_precision": 4,
"dimension_units": 3,
"dimensions": {
"arrow_length": 1270000,
"extension_offset": 500000,
"keep_text_aligned": true,
"suppress_zeroes": false,
"text_position": 0,
"units_format": 1
},
"fab_line_width": 0.09999999999999999,
"fab_text_italic": false,
"fab_text_size_h": 1.0,
"fab_text_size_v": 1.0,
"fab_text_thickness": 0.15,
"fab_text_upright": false,
"other_line_width": 0.09999999999999999,
"other_text_italic": false,
"other_text_size_h": 1.0,
"other_text_size_v": 1.0,
"other_text_thickness": 0.15,
"other_text_upright": false,
"pads": {
"drill": 1.0,
"height": 2.28,
"width": 1.9
},
"silk_line_width": 0.15,
"silk_text_italic": false,
"silk_text_size_h": 1.0,
"silk_text_size_v": 1.0,
"silk_text_thickness": 0.15,
"silk_text_upright": false,
"zones": {
"45_degree_only": false,
"min_clearance": 0.15239999999999998
}
},
"diff_pair_dimensions": [],
"drc_exclusions": [],
"meta": {
"filename": "board_design_settings.json",
"version": 2
},
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"copper_edge_clearance": "error",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
"tracks_crossing": "error",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rule_severitieslegacy_courtyards_overlap": true,
"rule_severitieslegacy_no_courtyard_defined": false,
"rules": {
"allow_blind_buried_vias": false,
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_copper_edge_clearance": 0.075,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_silk_clearance": 0.0,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.15239999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0,
0.2,
0.254,
0.508,
0.762,
1.27,
1.524
],
"via_dimensions": [
{
"diameter": 0.0,
"drill": 0.0
},
{
"diameter": 0.8,
"drill": 0.4
},
{
"diameter": 1.524,
"drill": 0.762
}
],
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
},
"boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": {
"pinned_footprint_libs": [],
"pinned_symbol_libs": []
},
"meta": {
"filename": "GW28R8128.kicad_pro",
"version": 1
},
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"clearance": 0.1524,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.1524,
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6.0
}
],
"meta": {
"version": 2
},
"net_colors": null
},
"pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "GW28R8128.net",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.25,
"pin_symbol_size": 0.0,
"text_offset_ratio": 0.08
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "Pcbnew",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"dd00c2e1-6027-4717-b312-4fab3ee52002",
""
]
],
"text_variables": {}
}

1367
GW28R8128.kicad_sch Normal file
View File

File diff suppressed because it is too large Load Diff

258
GW28R8128.pro
View File

@ -1,258 +0,0 @@
update=Friday, March 12, 2021 at 10:33:35 AM
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=GW28R8128.net
CopperLayerCount=2
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.1524
MinViaDiameter=0.4
MinViaDrill=0.3
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.1524
TrackWidth2=0.2
TrackWidth3=0.254
TrackWidth4=0.508
TrackWidth5=0.762
TrackWidth6=1.27
TrackWidth7=1.524
ViaDiameter1=0.6
ViaDrill1=0.3
ViaDiameter2=0.8
ViaDrill2=0.4
ViaDiameter3=1.524
ViaDrill3=0.762
dPairWidth1=0.2
dPairGap1=0.25
dPairViaGap1=0.25
SilkLineWidth=0.15
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.1524
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.15
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.07619999999999999
SolderMaskMinWidth=0.127
SolderPasteClearance=-0.03809999999999999
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=0
Enabled=0
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=0
Enabled=0
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=0
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.1524
TrackWidth=0.1524
ViaDiameter=0.6
ViaDrill=0.3
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1

353
GW28R8128.sch
View File

@ -1,353 +0,0 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 1
Title "GW28R8128"
Date "2019-07-23"
Rev "1.0"
Comp "Garrett's Workshop"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L power:+5V #PWR0120
U 1 1 607FA428
P 4450 1750
F 0 "#PWR0120" H 4450 1600 50 0001 C CNN
F 1 "+5V" H 4450 1900 50 0000 C CNN
F 2 "" H 4450 1750 50 0001 C CNN
F 3 "" H 4450 1750 50 0001 C CNN
1 4450 1750
1 0 0 -1
$EndComp
$Comp
L Device:C_Small C1
U 1 1 5D136B08
P 4450 1850
F 0 "C1" H 4500 1900 50 0000 L CNN
F 1 "2u2" H 4500 1800 50 0000 L CNN
F 2 "stdpads:C_0805" H 4450 1850 50 0001 C CNN
F 3 "~" H 4450 1850 50 0001 C CNN
1 4450 1850
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D1550D4
P 4450 1950
F 0 "#PWR0110" H 4450 1700 50 0001 C CNN
F 1 "GND" H 4450 1800 50 0000 C CNN
F 2 "" H 4450 1950 50 0001 C CNN
F 3 "" H 4450 1950 50 0001 C CNN
1 4450 1950
1 0 0 -1
$EndComp
Text Label 2300 3150 2 50 ~ 0
A16
Text Label 2300 3050 2 50 ~ 0
A15
Text Label 2300 2950 2 50 ~ 0
A14
Text Label 2300 2850 2 50 ~ 0
A13
Text Label 2300 2750 2 50 ~ 0
A12
Text Label 2300 2650 2 50 ~ 0
A11
Text Label 2300 2550 2 50 ~ 0
A10
Text Label 2300 2450 2 50 ~ 0
A9
Text Label 2300 2350 2 50 ~ 0
A8
Text Label 2300 2250 2 50 ~ 0
A7
Text Label 2300 2150 2 50 ~ 0
A6
Text Label 2300 2050 2 50 ~ 0
A5
Text Label 2300 1950 2 50 ~ 0
A4
Text Label 2300 1850 2 50 ~ 0
A3
Text Label 2300 1750 2 50 ~ 0
A2
Text Label 3100 1750 0 50 ~ 0
D0
Text Label 3100 1850 0 50 ~ 0
D1
Text Label 3100 1950 0 50 ~ 0
D2
Text Label 3100 2050 0 50 ~ 0
D3
Text Label 3100 2150 0 50 ~ 0
D4
Text Label 3100 2250 0 50 ~ 0
D5
Text Label 3100 2350 0 50 ~ 0
D6
Text Label 3100 2450 0 50 ~ 0
D7
Text Label 3100 2850 0 50 ~ 0
~CS~
$Comp
L power:+5V #PWR0101
U 1 1 5D154CE6
P 3100 1550
F 0 "#PWR0101" H 3100 1400 50 0001 C CNN
F 1 "+5V" H 3100 1700 50 0000 C CNN
F 2 "" H 3100 1550 50 0001 C CNN
F 3 "" H 3100 1550 50 0001 C CNN
1 3100 1550
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0103
U 1 1 5D155DE4
P 3100 3550
F 0 "#PWR0103" H 3100 3300 50 0001 C CNN
F 1 "GND" H 3100 3400 50 0000 C CNN
F 2 "" H 3100 3550 50 0001 C CNN
F 3 "" H 3100 3550 50 0001 C CNN
1 3100 3550
1 0 0 -1
$EndComp
Text Label 2300 1550 2 50 ~ 0
A0
Text Label 2300 1650 2 50 ~ 0
A1
Wire Wire Line
3100 3550 3100 3350
Text Label 3100 2950 0 50 ~ 0
~WE~
Text Label 3100 3050 0 50 ~ 0
~OE~
Text Label 5650 2500 0 50 ~ 0
~OE~
$Comp
L Device:R_Small R1
U 1 1 5D3208E4
P 5650 2600
F 0 "R1" H 5709 2646 50 0000 L CNN
F 1 "22k" H 5709 2555 50 0000 L CNN
F 2 "stdpads:R_0805" H 5650 2600 50 0001 C CNN
F 3 "~" H 5650 2600 50 0001 C CNN
1 5650 2600
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0106
U 1 1 5D3208EA
P 5650 2700
F 0 "#PWR0106" H 5650 2450 50 0001 C CNN
F 1 "GND" H 5650 2550 50 0000 C CNN
F 2 "" H 5650 2700 50 0001 C CNN
F 3 "" H 5650 2700 50 0001 C CNN
1 5650 2700
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID1
U 1 1 5D319AF4
P 4500 3450
F 0 "FID1" H 4585 3496 50 0000 L CNN
F 1 "Fiducial" H 4585 3405 50 0000 L CNN
F 2 "stdpads:Fiducial" H 4500 3450 50 0001 C CNN
F 3 "~" H 4500 3450 50 0001 C CNN
1 4500 3450
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID2
U 1 1 5D319ED4
P 4500 3650
F 0 "FID2" H 4585 3696 50 0000 L CNN
F 1 "Fiducial" H 4585 3605 50 0000 L CNN
F 2 "stdpads:Fiducial" H 4500 3650 50 0001 C CNN
F 3 "~" H 4500 3650 50 0001 C CNN
1 4500 3650
1 0 0 -1
$EndComp
$Comp
L Mechanical:Fiducial FID3
U 1 1 5D319F51
P 4500 3850
F 0 "FID3" H 4585 3896 50 0000 L CNN
F 1 "Fiducial" H 4585 3805 50 0000 L CNN
F 2 "stdpads:Fiducial" H 4500 3850 50 0001 C CNN
F 3 "~" H 4500 3850 50 0001 C CNN
1 4500 3850
1 0 0 -1
$EndComp
$Comp
L GW_RAM:Flash-512Kx8-PLCC-32 U1
U 1 1 5E56BC07
P 2700 2450
F 0 "U1" H 2700 3500 50 0000 C CNN
F 1 "39SF010" V 2700 2450 50 0000 C CNN
F 2 "stdpads:PLCC-32" H 2700 2450 50 0001 C CNN
F 3 "http://ww1.microchip.com/downloads/en/DeviceDoc/25022B.pdf" H 2700 2450 50 0001 C CNN
1 2700 2450
1 0 0 -1
$EndComp
Wire Wire Line
2300 3250 2300 3350
Connection ~ 2300 3350
Wire Wire Line
2300 3350 2300 3550
Wire Wire Line
2300 3550 3100 3550
Connection ~ 3100 3550
$Comp
L Connector_Generic:Conn_02x14_Counter_Clockwise J1
U 1 1 5DECC3CD
P 2200 4950
F 0 "J1" H 2250 5767 50 0000 C CNN
F 1 "Socket" H 2250 5676 50 0000 C CNN
F 2 "stdpads:DIP-28_W15.24mm_Socket_Inverse_Forked" H 2200 4950 50 0001 C CNN
F 3 "~" H 2200 4950 50 0001 C CNN
1 2200 4950
1 0 0 -1
$EndComp
Text Label 2000 4350 2 50 ~ 0
A15
Text Label 2000 4450 2 50 ~ 0
A12
Text Label 2000 4550 2 50 ~ 0
A7
Text Label 2000 4650 2 50 ~ 0
A6
Text Label 2000 4750 2 50 ~ 0
A5
Text Label 2000 4850 2 50 ~ 0
A4
Text Label 2000 4950 2 50 ~ 0
A3
Text Label 2000 5050 2 50 ~ 0
A2
Text Label 2000 5250 2 50 ~ 0
A0
Text Label 2000 5150 2 50 ~ 0
A1
Text Label 2000 5350 2 50 ~ 0
D0
Text Label 2000 5450 2 50 ~ 0
D1
Text Label 2000 5550 2 50 ~ 0
D2
$Comp
L power:GND #PWR0104
U 1 1 5DED018D
P 2000 5650
F 0 "#PWR0104" H 2000 5400 50 0001 C CNN
F 1 "GND" H 2000 5500 50 0000 C CNN
F 2 "" H 2000 5650 50 0001 C CNN
F 3 "" H 2000 5650 50 0001 C CNN
1 2000 5650
1 0 0 -1
$EndComp
Text Label 2500 4450 0 50 ~ 0
A14
Text Label 2500 4550 0 50 ~ 0
A13
Text Label 2500 4650 0 50 ~ 0
A8
Text Label 2500 4750 0 50 ~ 0
A9
Text Label 2500 4850 0 50 ~ 0
A11
Text Label 2500 4950 0 50 ~ 0
A16
Text Label 2500 5050 0 50 ~ 0
A10
Text Label 2500 5150 0 50 ~ 0
~CS~
Text Label 2500 5250 0 50 ~ 0
D7
Text Label 2500 5350 0 50 ~ 0
D6
Text Label 2500 5450 0 50 ~ 0
D5
Text Label 2500 5550 0 50 ~ 0
D4
Text Label 2500 5650 0 50 ~ 0
D3
$Comp
L power:+5V #PWR0105
U 1 1 5DED0AF5
P 2500 4350
F 0 "#PWR0105" H 2500 4200 50 0001 C CNN
F 1 "+5V" H 2500 4500 50 0000 C CNN
F 2 "" H 2500 4350 50 0001 C CNN
F 3 "" H 2500 4350 50 0001 C CNN
1 2500 4350
1 0 0 -1
$EndComp
$Comp
L Device:R_Small R2
U 1 1 5D31EA5F
P 5050 2600
F 0 "R2" H 5109 2646 50 0000 L CNN
F 1 "22k" H 5109 2555 50 0000 L CNN
F 2 "stdpads:R_0805" H 5050 2600 50 0001 C CNN
F 3 "~" H 5050 2600 50 0001 C CNN
1 5050 2600
1 0 0 -1
$EndComp
$Comp
L power:+5V #PWR0102
U 1 1 5D31EC78
P 5050 2500
F 0 "#PWR0102" H 5050 2350 50 0001 C CNN
F 1 "+5V" H 5050 2650 50 0000 C CNN
F 2 "" H 5050 2500 50 0001 C CNN
F 3 "" H 5050 2500 50 0001 C CNN
1 5050 2500
1 0 0 -1
$EndComp
Text Label 5050 2800 2 50 ~ 0
~WE~
Wire Wire Line
5050 2800 5050 2700
$Comp
L Connector:TestPoint TP1
U 1 1 5EC596B7
P 5350 2500
F 0 "TP1" H 5408 2624 50 0000 L CNN
F 1 "~OE~" H 5408 2526 50 0000 L CNN
F 2 "stdpads:Tyco_RCU_0603_Paste" H 5550 2500 50 0001 C CNN
F 3 "~" H 5550 2500 50 0001 C CNN
1 5350 2500
1 0 0 -1
$EndComp
$Comp
L Connector:TestPoint TP2
U 1 1 5EC59B6C
P 5350 2800
F 0 "TP2" H 5408 2924 50 0000 L CNN
F 1 "~WE~" H 5408 2826 50 0000 L CNN
F 2 "stdpads:Tyco_RCU_0603_Paste" H 5550 2800 50 0001 C CNN
F 3 "~" H 5550 2800 50 0001 C CNN
1 5350 2800
1 0 0 -1
$EndComp
Wire Wire Line
5350 2800 5050 2800
Wire Wire Line
5650 2500 5350 2500
$Comp
L Mechanical:Fiducial FID4
U 1 1 5EC61517
P 4500 4050
F 0 "FID4" H 4585 4096 50 0000 L CNN
F 1 "Fiducial" H 4585 4005 50 0000 L CNN
F 2 "stdpads:Fiducial" H 4500 4050 50 0001 C CNN
F 3 "~" H 4500 4050 50 0001 C CNN
1 4500 4050
1 0 0 -1
$EndComp
$EndSCHEMATC