mirror of
https://github.com/garrettsworkshop/MacIIROMSIMM.git
synced 2025-02-05 13:34:33 +00:00
Migrate to KiCAD 6
This commit is contained in:
Zane Kaminski
parent
31e25097b3
commit
ed6829c92a
1
.gitignore
vendored
1
.gitignore
vendored
@ -14,6 +14,7 @@ _autosave-*
|
||||
*-save.pro
|
||||
*-save.kicad_pcb
|
||||
fp-info-cache
|
||||
ROMSIMM-backups/*
|
||||
|
||||
# Netlist files (exported from Eeschema)
|
||||
*.net
|
||||
|
||||
Binary file not shown.
|
Before Width: | Height: | Size: 271 KiB |
Binary file not shown.
|
Before Width: | Height: | Size: 420 KiB |
Binary file not shown.
Binary file not shown.
@ -200,7 +200,7 @@ ENDDEF
|
||||
#
|
||||
DEF GW_Logic_74245 U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 600 50 H V C CNN
|
||||
F1 "GW_Logic_74245" 0 -600 50 H V C CNN
|
||||
F1 "GW_Logic_74245" 0 0 50 V V C CNN
|
||||
F2 "" 0 -650 50 H I C TNN
|
||||
F3 "" 0 100 60 H I C CNN
|
||||
DRAW
|
||||
@ -338,28 +338,33 @@ X VI 3 -300 0 100 R 50 50 1 1 W
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Switch_SW_DIP_x02
|
||||
# Switch_SW_DIP_x03
|
||||
#
|
||||
DEF Switch_SW_DIP_x02 SW 0 0 Y N 1 F N
|
||||
F0 "SW" 0 250 50 H V C CNN
|
||||
F1 "Switch_SW_DIP_x02" 0 -150 50 H V C CNN
|
||||
DEF Switch_SW_DIP_x03 SW 0 0 Y N 1 F N
|
||||
F0 "SW" 0 350 50 H V C CNN
|
||||
F1 "Switch_SW_DIP_x03" 0 -150 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
SW?DIP?x2*
|
||||
SW?DIP?x3*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
C -80 0 20 0 0 0 N
|
||||
C -80 100 20 0 0 0 N
|
||||
C -80 200 20 0 0 0 N
|
||||
C 80 0 20 0 0 0 N
|
||||
C 80 100 20 0 0 0 N
|
||||
S -150 200 150 -100 0 1 10 f
|
||||
C 80 200 20 0 0 0 N
|
||||
S -150 300 150 -100 0 1 10 f
|
||||
P 2 0 0 0 -60 5 93 46 N
|
||||
P 2 0 0 0 -60 105 93 146 N
|
||||
X ~ 1 -300 100 200 R 50 50 1 1 P
|
||||
X ~ 2 -300 0 200 R 50 50 1 1 P
|
||||
X ~ 3 300 0 200 L 50 50 1 1 P
|
||||
X ~ 4 300 100 200 L 50 50 1 1 P
|
||||
P 2 0 0 0 -60 205 93 246 N
|
||||
X ~ 1 -300 200 200 R 50 50 1 1 P
|
||||
X ~ 2 -300 100 200 R 50 50 1 1 P
|
||||
X ~ 3 -300 0 200 R 50 50 1 1 P
|
||||
X ~ 4 300 0 200 L 50 50 1 1 P
|
||||
X ~ 5 300 100 200 L 50 50 1 1 P
|
||||
X ~ 6 300 200 200 L 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
|
||||
43179
ROMSIMM.kicad_pcb
43179
ROMSIMM.kicad_pcb
File diff suppressed because it is too large
Load Diff
75
ROMSIMM.kicad_prl
Normal file
75
ROMSIMM.kicad_prl
Normal file
@ -0,0 +1,75 @@
|
||||
{
|
||||
"board": {
|
||||
"active_layer": 0,
|
||||
"active_layer_preset": "All Layers",
|
||||
"auto_track_width": true,
|
||||
"hidden_nets": [],
|
||||
"high_contrast_mode": 0,
|
||||
"net_color_mode": 1,
|
||||
"opacity": {
|
||||
"pads": 1.0,
|
||||
"tracks": 1.0,
|
||||
"vias": 1.0,
|
||||
"zones": 0.6
|
||||
},
|
||||
"ratsnest_display_mode": 0,
|
||||
"selection_filter": {
|
||||
"dimensions": true,
|
||||
"footprints": true,
|
||||
"graphics": true,
|
||||
"keepouts": true,
|
||||
"lockedItems": true,
|
||||
"otherItems": true,
|
||||
"pads": true,
|
||||
"text": true,
|
||||
"tracks": true,
|
||||
"vias": true,
|
||||
"zones": true
|
||||
},
|
||||
"visible_items": [
|
||||
0,
|
||||
1,
|
||||
2,
|
||||
3,
|
||||
4,
|
||||
5,
|
||||
8,
|
||||
9,
|
||||
10,
|
||||
11,
|
||||
12,
|
||||
13,
|
||||
14,
|
||||
15,
|
||||
16,
|
||||
17,
|
||||
18,
|
||||
19,
|
||||
20,
|
||||
21,
|
||||
22,
|
||||
23,
|
||||
24,
|
||||
25,
|
||||
26,
|
||||
27,
|
||||
28,
|
||||
29,
|
||||
30,
|
||||
32,
|
||||
33,
|
||||
34,
|
||||
35,
|
||||
36
|
||||
],
|
||||
"visible_layers": "fffffff_ffffffff",
|
||||
"zone_display_mode": 0
|
||||
},
|
||||
"meta": {
|
||||
"filename": "ROMSIMM.kicad_prl",
|
||||
"version": 3
|
||||
},
|
||||
"project": {
|
||||
"files": []
|
||||
}
|
||||
}
|
||||
218
ROMSIMM.kicad_pro
Normal file
218
ROMSIMM.kicad_pro
Normal file
@ -0,0 +1,218 @@
|
||||
{
|
||||
"board": {
|
||||
"design_settings": {
|
||||
"defaults": {
|
||||
"board_outline_line_width": 0.15,
|
||||
"copper_line_width": 0.19999999999999998,
|
||||
"copper_text_italic": false,
|
||||
"copper_text_size_h": 1.5,
|
||||
"copper_text_size_v": 1.5,
|
||||
"copper_text_thickness": 0.3,
|
||||
"copper_text_upright": false,
|
||||
"courtyard_line_width": 0.049999999999999996,
|
||||
"dimension_precision": 4,
|
||||
"dimension_units": 3,
|
||||
"dimensions": {
|
||||
"arrow_length": 1270000,
|
||||
"extension_offset": 500000,
|
||||
"keep_text_aligned": true,
|
||||
"suppress_zeroes": false,
|
||||
"text_position": 0,
|
||||
"units_format": 1
|
||||
},
|
||||
"fab_line_width": 0.09999999999999999,
|
||||
"fab_text_italic": false,
|
||||
"fab_text_size_h": 1.0,
|
||||
"fab_text_size_v": 1.0,
|
||||
"fab_text_thickness": 0.15,
|
||||
"fab_text_upright": false,
|
||||
"other_line_width": 0.09999999999999999,
|
||||
"other_text_italic": false,
|
||||
"other_text_size_h": 1.0,
|
||||
"other_text_size_v": 1.0,
|
||||
"other_text_thickness": 0.15,
|
||||
"other_text_upright": false,
|
||||
"pads": {
|
||||
"drill": 0.0,
|
||||
"height": 1.12,
|
||||
"width": 2.44
|
||||
},
|
||||
"silk_line_width": 0.15,
|
||||
"silk_text_italic": false,
|
||||
"silk_text_size_h": 1.0,
|
||||
"silk_text_size_v": 1.0,
|
||||
"silk_text_thickness": 0.15,
|
||||
"silk_text_upright": false,
|
||||
"zones": {
|
||||
"45_degree_only": false,
|
||||
"min_clearance": 0.154
|
||||
}
|
||||
},
|
||||
"diff_pair_dimensions": [],
|
||||
"drc_exclusions": [],
|
||||
"meta": {
|
||||
"filename": "board_design_settings.json",
|
||||
"version": 2
|
||||
},
|
||||
"rule_severities": {
|
||||
"annular_width": "error",
|
||||
"clearance": "error",
|
||||
"copper_edge_clearance": "error",
|
||||
"courtyards_overlap": "error",
|
||||
"diff_pair_gap_out_of_range": "error",
|
||||
"diff_pair_uncoupled_length_too_long": "error",
|
||||
"drill_out_of_range": "error",
|
||||
"duplicate_footprints": "warning",
|
||||
"extra_footprint": "warning",
|
||||
"footprint_type_mismatch": "error",
|
||||
"hole_clearance": "error",
|
||||
"hole_near_hole": "error",
|
||||
"invalid_outline": "error",
|
||||
"item_on_disabled_layer": "error",
|
||||
"items_not_allowed": "error",
|
||||
"length_out_of_range": "error",
|
||||
"malformed_courtyard": "error",
|
||||
"microvia_drill_out_of_range": "error",
|
||||
"missing_courtyard": "ignore",
|
||||
"missing_footprint": "warning",
|
||||
"net_conflict": "warning",
|
||||
"npth_inside_courtyard": "ignore",
|
||||
"padstack": "error",
|
||||
"pth_inside_courtyard": "ignore",
|
||||
"shorting_items": "error",
|
||||
"silk_over_copper": "warning",
|
||||
"silk_overlap": "warning",
|
||||
"skew_out_of_range": "error",
|
||||
"through_hole_pad_without_hole": "error",
|
||||
"too_many_vias": "error",
|
||||
"track_dangling": "warning",
|
||||
"track_width": "error",
|
||||
"tracks_crossing": "error",
|
||||
"unconnected_items": "error",
|
||||
"unresolved_variable": "error",
|
||||
"via_dangling": "warning",
|
||||
"zone_has_empty_net": "error",
|
||||
"zones_intersect": "error"
|
||||
},
|
||||
"rule_severitieslegacy_courtyards_overlap": true,
|
||||
"rule_severitieslegacy_no_courtyard_defined": false,
|
||||
"rules": {
|
||||
"allow_blind_buried_vias": false,
|
||||
"allow_microvias": false,
|
||||
"max_error": 0.005,
|
||||
"min_clearance": 0.0,
|
||||
"min_copper_edge_clearance": 0.075,
|
||||
"min_hole_clearance": 0.25,
|
||||
"min_hole_to_hole": 0.25,
|
||||
"min_microvia_diameter": 0.19999999999999998,
|
||||
"min_microvia_drill": 0.09999999999999999,
|
||||
"min_silk_clearance": 0.0,
|
||||
"min_through_hole_diameter": 0.19999999999999998,
|
||||
"min_track_width": 0.15,
|
||||
"min_via_annular_width": 0.049999999999999996,
|
||||
"min_via_diameter": 0.5,
|
||||
"use_height_for_length_calcs": true
|
||||
},
|
||||
"track_widths": [
|
||||
0.0,
|
||||
0.2,
|
||||
0.25,
|
||||
0.3,
|
||||
0.35,
|
||||
0.4,
|
||||
0.45,
|
||||
0.5,
|
||||
0.6,
|
||||
0.8,
|
||||
1.0
|
||||
],
|
||||
"via_dimensions": [
|
||||
{
|
||||
"diameter": 0.0,
|
||||
"drill": 0.0
|
||||
},
|
||||
{
|
||||
"diameter": 0.6,
|
||||
"drill": 0.3
|
||||
},
|
||||
{
|
||||
"diameter": 0.8,
|
||||
"drill": 0.4
|
||||
},
|
||||
{
|
||||
"diameter": 1.0,
|
||||
"drill": 0.5
|
||||
}
|
||||
],
|
||||
"zones_allow_external_fillets": false,
|
||||
"zones_use_no_outline": true
|
||||
},
|
||||
"layer_presets": []
|
||||
},
|
||||
"boards": [],
|
||||
"cvpcb": {
|
||||
"equivalence_files": []
|
||||
},
|
||||
"libraries": {
|
||||
"pinned_footprint_libs": [],
|
||||
"pinned_symbol_libs": []
|
||||
},
|
||||
"meta": {
|
||||
"filename": "ROMSIMM.kicad_pro",
|
||||
"version": 1
|
||||
},
|
||||
"net_settings": {
|
||||
"classes": [
|
||||
{
|
||||
"bus_width": 12.0,
|
||||
"clearance": 0.15,
|
||||
"diff_pair_gap": 0.25,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.2,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.3,
|
||||
"microvia_drill": 0.1,
|
||||
"name": "Default",
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.15,
|
||||
"via_diameter": 0.5,
|
||||
"via_drill": 0.2,
|
||||
"wire_width": 6.0
|
||||
}
|
||||
],
|
||||
"meta": {
|
||||
"version": 2
|
||||
},
|
||||
"net_colors": null
|
||||
},
|
||||
"pcbnew": {
|
||||
"last_paths": {
|
||||
"gencad": "",
|
||||
"idf": "",
|
||||
"netlist": "ROMSIMM.net",
|
||||
"specctra_dsn": "",
|
||||
"step": "",
|
||||
"vrml": ""
|
||||
},
|
||||
"page_layout_descr_file": ""
|
||||
},
|
||||
"schematic": {
|
||||
"drawing": {
|
||||
"default_text_size": 50,
|
||||
"label_size_ratio": 0.25,
|
||||
"pin_symbol_size": 0,
|
||||
"text_offset_ratio": 0.08
|
||||
},
|
||||
"legacy_lib_dir": "",
|
||||
"legacy_lib_list": [],
|
||||
"net_format_name": "Pcbnew",
|
||||
"page_layout_descr_file": "",
|
||||
"plot_directory": "",
|
||||
"spice_adjust_passive_values": false,
|
||||
"subpart_first_id": 65,
|
||||
"subpart_id_separator": 0
|
||||
},
|
||||
"sheets": [],
|
||||
"text_variables": {}
|
||||
}
|
||||
264
ROMSIMM.pro
264
ROMSIMM.pro
@ -1,264 +0,0 @@
|
||||
update=Saturday, April 03, 2021 at 03:29:41 AM
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[pcbnew]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
LastNetListRead=ROMSIMM.net
|
||||
CopperLayerCount=4
|
||||
BoardThickness=1.6
|
||||
AllowMicroVias=0
|
||||
AllowBlindVias=0
|
||||
RequireCourtyardDefinitions=0
|
||||
ProhibitOverlappingCourtyards=1
|
||||
MinTrackWidth=0.15
|
||||
MinViaDiameter=0.5
|
||||
MinViaDrill=0.2
|
||||
MinMicroViaDiameter=0.2
|
||||
MinMicroViaDrill=0.09999999999999999
|
||||
MinHoleToHole=0.25
|
||||
TrackWidth1=0.15
|
||||
TrackWidth2=0.2
|
||||
TrackWidth3=0.25
|
||||
TrackWidth4=0.3
|
||||
TrackWidth5=0.35
|
||||
TrackWidth6=0.4
|
||||
TrackWidth7=0.45
|
||||
TrackWidth8=0.5
|
||||
TrackWidth9=0.6
|
||||
TrackWidth10=0.8
|
||||
TrackWidth11=1
|
||||
ViaDiameter1=0.5
|
||||
ViaDrill1=0.2
|
||||
ViaDiameter2=0.6
|
||||
ViaDrill2=0.3
|
||||
ViaDiameter3=0.8
|
||||
ViaDrill3=0.4
|
||||
ViaDiameter4=1
|
||||
ViaDrill4=0.5
|
||||
dPairWidth1=0.2
|
||||
dPairGap1=0.25
|
||||
dPairViaGap1=0.25
|
||||
SilkLineWidth=0.15
|
||||
SilkTextSizeV=1
|
||||
SilkTextSizeH=1
|
||||
SilkTextSizeThickness=0.15
|
||||
SilkTextItalic=0
|
||||
SilkTextUpright=1
|
||||
CopperLineWidth=0.2
|
||||
CopperTextSizeV=1.5
|
||||
CopperTextSizeH=1.5
|
||||
CopperTextThickness=0.3
|
||||
CopperTextItalic=0
|
||||
CopperTextUpright=1
|
||||
EdgeCutLineWidth=0.15
|
||||
CourtyardLineWidth=0.05
|
||||
OthersLineWidth=0.15
|
||||
OthersTextSizeV=1
|
||||
OthersTextSizeH=1
|
||||
OthersTextSizeThickness=0.15
|
||||
OthersTextItalic=0
|
||||
OthersTextUpright=1
|
||||
SolderMaskClearance=0.075
|
||||
SolderMaskMinWidth=0.09999999999999999
|
||||
SolderPasteClearance=-0.03809999999999999
|
||||
SolderPasteRatio=-0
|
||||
[pcbnew/Layer.F.Cu]
|
||||
Name=F.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In1.Cu]
|
||||
Name=In1.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In2.Cu]
|
||||
Name=In2.Cu
|
||||
Type=0
|
||||
Enabled=1
|
||||
[pcbnew/Layer.In3.Cu]
|
||||
Name=In3.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In4.Cu]
|
||||
Name=In4.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In5.Cu]
|
||||
Name=In5.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In6.Cu]
|
||||
Name=In6.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In7.Cu]
|
||||
Name=In7.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In8.Cu]
|
||||
Name=In8.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In9.Cu]
|
||||
Name=In9.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In10.Cu]
|
||||
Name=In10.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In11.Cu]
|
||||
Name=In11.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In12.Cu]
|
||||
Name=In12.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In13.Cu]
|
||||
Name=In13.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In14.Cu]
|
||||
Name=In14.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In15.Cu]
|
||||
Name=In15.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In16.Cu]
|
||||
Name=In16.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In17.Cu]
|
||||
Name=In17.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In18.Cu]
|
||||
Name=In18.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In19.Cu]
|
||||
Name=In19.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In20.Cu]
|
||||
Name=In20.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In21.Cu]
|
||||
Name=In21.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In22.Cu]
|
||||
Name=In22.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In23.Cu]
|
||||
Name=In23.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In24.Cu]
|
||||
Name=In24.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In25.Cu]
|
||||
Name=In25.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In26.Cu]
|
||||
Name=In26.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In27.Cu]
|
||||
Name=In27.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In28.Cu]
|
||||
Name=In28.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In29.Cu]
|
||||
Name=In29.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.In30.Cu]
|
||||
Name=In30.Cu
|
||||
Type=0
|
||||
Enabled=0
|
||||
[pcbnew/Layer.B.Cu]
|
||||
Name=B.Cu
|
||||
Type=1
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Adhes]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Paste]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.SilkS]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Mask]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Dwgs.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Cmts.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco1.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Eco2.User]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Edge.Cuts]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Margin]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.CrtYd]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.B.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.F.Fab]
|
||||
Enabled=1
|
||||
[pcbnew/Layer.Rescue]
|
||||
Enabled=0
|
||||
[pcbnew/Netclasses]
|
||||
[pcbnew/Netclasses/Default]
|
||||
Name=Default
|
||||
Clearance=0.15
|
||||
TrackWidth=0.15
|
||||
ViaDiameter=0.5
|
||||
ViaDrill=0.2
|
||||
uViaDiameter=0.3
|
||||
uViaDrill=0.1
|
||||
dPairWidth=0.2
|
||||
dPairGap=0.25
|
||||
dPairViaGap=0.25
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=Pcbnew
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=50
|
||||
ERC_TestSimilarLabels=1
|
||||
206
ROMSIMM.sch
206
ROMSIMM.sch
@ -490,7 +490,7 @@ D31
|
||||
Text Label 8600 4800 2 50 ~ 0
|
||||
RA22sw
|
||||
Text Label 8600 4700 2 50 ~ 0
|
||||
RA21
|
||||
RA21sw
|
||||
Text Label 8600 4600 2 50 ~ 0
|
||||
RA20
|
||||
Text Label 8600 4500 2 50 ~ 0
|
||||
@ -618,7 +618,7 @@ $EndComp
|
||||
Text Label 7050 4800 2 50 ~ 0
|
||||
RA22sw
|
||||
Text Label 7050 4700 2 50 ~ 0
|
||||
RA21
|
||||
RA21sw
|
||||
Text Label 7050 4600 2 50 ~ 0
|
||||
RA20
|
||||
Text Label 7050 4500 2 50 ~ 0
|
||||
@ -1545,126 +1545,112 @@ Connection ~ 8350 6050
|
||||
$Comp
|
||||
L GW_Logic:741G02GW U12
|
||||
U 1 1 5EF4BDF5
|
||||
P 5700 3250
|
||||
F 0 "U12" H 5700 3500 50 0000 C CNN
|
||||
F 1 "74LVC1G02GW" H 5700 3000 50 0000 C CNN
|
||||
F 2 "stdpads:SOT-353" H 5700 2950 50 0001 C TNN
|
||||
F 3 "" H 5700 3050 60 0001 C CNN
|
||||
F 4 "C353856" H 5700 3250 50 0001 C CNN "LCSC Part"
|
||||
1 5700 3250
|
||||
P 5700 3350
|
||||
F 0 "U12" H 5700 3600 50 0000 C CNN
|
||||
F 1 "74LVC1G02GW" H 5700 3100 50 0000 C CNN
|
||||
F 2 "stdpads:SOT-353" H 5700 3050 50 0001 C TNN
|
||||
F 3 "" H 5700 3150 60 0001 C CNN
|
||||
F 4 "C353856" H 5700 3350 50 0001 C CNN "LCSC Part"
|
||||
1 5700 3350
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 5300 3150 2 50 ~ 0
|
||||
Text Label 5300 3250 2 50 ~ 0
|
||||
~CS~
|
||||
$Comp
|
||||
L power:+3V3 #PWR0154
|
||||
U 1 1 5EF4CD76
|
||||
P 6100 3150
|
||||
F 0 "#PWR0154" H 6100 3000 50 0001 C CNN
|
||||
F 1 "+3V3" H 6100 3300 50 0000 C CNN
|
||||
F 2 "" H 6100 3150 50 0001 C CNN
|
||||
F 3 "" H 6100 3150 50 0001 C CNN
|
||||
1 6100 3150
|
||||
P 6100 3250
|
||||
F 0 "#PWR0154" H 6100 3100 50 0001 C CNN
|
||||
F 1 "+3V3" H 6100 3400 50 0000 C CNN
|
||||
F 2 "" H 6100 3250 50 0001 C CNN
|
||||
F 3 "" H 6100 3250 50 0001 C CNN
|
||||
1 6100 3250
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:GND #PWR0155
|
||||
U 1 1 5EF4D490
|
||||
P 5300 3350
|
||||
F 0 "#PWR0155" H 5300 3100 50 0001 C CNN
|
||||
F 1 "GND" H 5300 3200 50 0000 C CNN
|
||||
F 2 "" H 5300 3350 50 0001 C CNN
|
||||
F 3 "" H 5300 3350 50 0001 C CNN
|
||||
1 5300 3350
|
||||
P 5300 3450
|
||||
F 0 "#PWR0155" H 5300 3200 50 0001 C CNN
|
||||
F 1 "GND" H 5300 3300 50 0000 C CNN
|
||||
F 2 "" H 5300 3450 50 0001 C CNN
|
||||
F 3 "" H 5300 3450 50 0001 C CNN
|
||||
1 5300 3450
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 6500 3350 0 50 ~ 0
|
||||
Text Label 6500 3450 0 50 ~ 0
|
||||
DdirR
|
||||
Text Label 5300 3250 2 50 ~ 0
|
||||
Text Label 5300 3350 2 50 ~ 0
|
||||
~OE~
|
||||
$Comp
|
||||
L Device:R_Small R3
|
||||
U 1 1 5EFDEB5D
|
||||
P 6400 3350
|
||||
F 0 "R3" V 6350 3350 50 0000 C BNN
|
||||
F 1 "100" V 6450 3350 50 0000 C TNN
|
||||
F 2 "stdpads:R_0603" H 6400 3350 50 0001 C CNN
|
||||
F 3 "~" H 6400 3350 50 0001 C CNN
|
||||
F 4 "C22775" V 6400 3350 50 0001 C CNN "LCSC Part"
|
||||
1 6400 3350
|
||||
P 6400 3450
|
||||
F 0 "R3" V 6350 3450 50 0000 C BNN
|
||||
F 1 "100" V 6450 3450 50 0000 C TNN
|
||||
F 2 "stdpads:R_0603" H 6400 3450 50 0001 C CNN
|
||||
F 3 "~" H 6400 3450 50 0001 C CNN
|
||||
F 4 "C22775" V 6400 3450 50 0001 C CNN "LCSC Part"
|
||||
1 6400 3450
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Text Label 6100 3350 0 50 ~ 0
|
||||
Text Label 6100 3450 0 50 ~ 0
|
||||
Ddir
|
||||
Wire Wire Line
|
||||
6100 3350 6300 3350
|
||||
Text Label 6500 2550 0 50 ~ 0
|
||||
6100 3450 6300 3450
|
||||
Text Label 6650 2550 0 50 ~ 0
|
||||
RA23
|
||||
$Comp
|
||||
L Device:R_Small R1
|
||||
U 1 1 CB6D6B90
|
||||
P 6100 2300
|
||||
F 0 "R1" H 6159 2346 50 0000 L CNN
|
||||
F 1 "3k3" H 6159 2255 50 0000 L CNN
|
||||
F 2 "stdpads:R_0603" H 6100 2300 50 0001 C CNN
|
||||
F 3 "~" H 6100 2300 50 0001 C CNN
|
||||
F 4 "C22978" H 6100 2300 50 0001 C CNN "LCSC Part"
|
||||
1 6100 2300
|
||||
P 6150 2200
|
||||
F 0 "R1" H 6209 2246 50 0000 L CNN
|
||||
F 1 "3k3" H 6209 2155 50 0000 L CNN
|
||||
F 2 "stdpads:R_0603" H 6150 2200 50 0001 C CNN
|
||||
F 3 "~" H 6150 2200 50 0001 C CNN
|
||||
F 4 "C22978" H 6150 2200 50 0001 C CNN "LCSC Part"
|
||||
1 6150 2200
|
||||
1 0 0 1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:+3V3 #PWR0151
|
||||
U 1 1 CB6D6B97
|
||||
P 6400 2200
|
||||
F 0 "#PWR0151" H 6400 2050 50 0001 C CNN
|
||||
F 1 "+3V3" H 6400 2350 50 0000 C CNN
|
||||
F 2 "" H 6400 2200 50 0001 C CNN
|
||||
F 3 "" H 6400 2200 50 0001 C CNN
|
||||
1 6400 2200
|
||||
P 6450 2100
|
||||
F 0 "#PWR0151" H 6450 1950 50 0001 C CNN
|
||||
F 1 "+3V3" H 6450 2250 50 0000 C CNN
|
||||
F 2 "" H 6450 2100 50 0001 C CNN
|
||||
F 3 "" H 6450 2100 50 0001 C CNN
|
||||
1 6450 2100
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 6500 2450 0 50 ~ 0
|
||||
Text Label 6650 2450 0 50 ~ 0
|
||||
RA22sw
|
||||
Wire Wire Line
|
||||
6500 2450 6400 2450
|
||||
$Comp
|
||||
L Device:R_Small R2
|
||||
U 1 1 CB6E14B2
|
||||
P 6400 2300
|
||||
F 0 "R2" H 6459 2346 50 0000 L CNN
|
||||
F 1 "3k3" H 6459 2255 50 0000 L CNN
|
||||
F 2 "stdpads:R_0603" H 6400 2300 50 0001 C CNN
|
||||
F 3 "~" H 6400 2300 50 0001 C CNN
|
||||
F 4 "C22978" H 6400 2300 50 0001 C CNN "LCSC Part"
|
||||
1 6400 2300
|
||||
P 6450 2200
|
||||
F 0 "R2" H 6509 2246 50 0000 L CNN
|
||||
F 1 "3k3" H 6509 2155 50 0000 L CNN
|
||||
F 2 "stdpads:R_0603" H 6450 2200 50 0001 C CNN
|
||||
F 3 "~" H 6450 2200 50 0001 C CNN
|
||||
F 4 "C22978" H 6450 2200 50 0001 C CNN "LCSC Part"
|
||||
1 6450 2200
|
||||
1 0 0 1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6000 2550 6100 2550
|
||||
Wire Wire Line
|
||||
6400 2450 6400 2400
|
||||
Wire Wire Line
|
||||
6100 2550 6500 2550
|
||||
Connection ~ 6100 2550
|
||||
Wire Wire Line
|
||||
6100 2550 6100 2400
|
||||
Connection ~ 6400 2450
|
||||
Wire Wire Line
|
||||
6400 2450 6000 2450
|
||||
Wire Wire Line
|
||||
6400 2200 6100 2200
|
||||
6450 2100 6150 2100
|
||||
$Comp
|
||||
L power:GND #PWR0152
|
||||
U 1 1 CB700278
|
||||
P 5400 2550
|
||||
F 0 "#PWR0152" H 5400 2300 50 0001 C CNN
|
||||
F 1 "GND" H 5400 2400 50 0000 C CNN
|
||||
F 2 "" H 5400 2550 50 0001 C CNN
|
||||
F 3 "" H 5400 2550 50 0001 C CNN
|
||||
1 5400 2550
|
||||
P 5150 2550
|
||||
F 0 "#PWR0152" H 5150 2300 50 0001 C CNN
|
||||
F 1 "GND" H 5150 2400 50 0000 C CNN
|
||||
F 2 "" H 5150 2550 50 0001 C CNN
|
||||
F 3 "" H 5150 2550 50 0001 C CNN
|
||||
1 5150 2550
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 5400 2450 2 50 ~ 0
|
||||
Text Label 5150 2450 2 50 ~ 0
|
||||
RA22
|
||||
$Comp
|
||||
L Regulator_Linear:XC6206PxxxMR U11
|
||||
@ -1689,19 +1675,7 @@ F 3 "" H 6750 1750 50 0001 C CNN
|
||||
1 6750 1750
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 6400 2200
|
||||
$Comp
|
||||
L Switch:SW_DIP_x02 SW1
|
||||
U 1 1 CB6D2346
|
||||
P 5700 2550
|
||||
F 0 "SW1" H 5700 2800 50 0000 C CNN
|
||||
F 1 "ROM Sel." H 5700 2400 50 0000 C CNN
|
||||
F 2 "stdpads:SW_DIP_SPSTx02_Slide_DSHP02TS_P1.27mm" H 5700 2550 50 0001 C CNN
|
||||
F 3 "~" H 5700 2550 50 0001 C CNN
|
||||
F 4 "C319052" H 5700 2550 50 0001 C CNN "LCSC Part"
|
||||
1 5700 2550
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 6450 2100
|
||||
$Comp
|
||||
L GW_Logic:74245 U9
|
||||
U 1 1 5EC8934F
|
||||
@ -1716,4 +1690,56 @@ F 4 "C132987" H 4400 4500 50 0001 C CNN "LCSC Part"
|
||||
$EndComp
|
||||
Text Label 4800 4650 0 50 ~ 0
|
||||
RA9
|
||||
$Comp
|
||||
L Switch:SW_DIP_x03 SW1
|
||||
U 1 1 CB6D2346
|
||||
P 5450 2550
|
||||
F 0 "SW1" H 5450 2800 50 0000 C CNN
|
||||
F 1 "ROM Sel." H 5450 2400 50 0000 C CNN
|
||||
F 2 "stdpads:SW_DIP_SPSTx03_Slide_DSHP03TS_P1.27mm" H 5450 2550 50 0001 C CNN
|
||||
F 3 "~" H 5450 2550 50 0001 C CNN
|
||||
F 4 "C319052" H 5450 2550 50 0001 C CNN "LCSC Part"
|
||||
1 5450 2550
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 5150 2350 2 50 ~ 0
|
||||
RA21
|
||||
$Comp
|
||||
L Device:R_Small R4
|
||||
U 1 1 6229CD7C
|
||||
P 5850 2200
|
||||
F 0 "R4" H 5909 2246 50 0000 L CNN
|
||||
F 1 "3k3" H 5909 2155 50 0000 L CNN
|
||||
F 2 "stdpads:R_0603" H 5850 2200 50 0001 C CNN
|
||||
F 3 "~" H 5850 2200 50 0001 C CNN
|
||||
F 4 "C22978" H 5850 2200 50 0001 C CNN "LCSC Part"
|
||||
1 5850 2200
|
||||
1 0 0 1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6150 2100 5850 2100
|
||||
Wire Wire Line
|
||||
5850 2350 5850 2300
|
||||
Connection ~ 6150 2100
|
||||
Wire Wire Line
|
||||
5750 2550 6450 2550
|
||||
Wire Wire Line
|
||||
5750 2450 6150 2450
|
||||
Wire Wire Line
|
||||
5750 2350 5850 2350
|
||||
Wire Wire Line
|
||||
6150 2300 6150 2450
|
||||
Connection ~ 6150 2450
|
||||
Wire Wire Line
|
||||
6150 2450 6650 2450
|
||||
Wire Wire Line
|
||||
6450 2300 6450 2550
|
||||
Connection ~ 6450 2550
|
||||
Wire Wire Line
|
||||
6450 2550 6650 2550
|
||||
Text Label 6650 2350 0 50 ~ 0
|
||||
RA21sw
|
||||
Wire Wire Line
|
||||
6650 2350 5850 2350
|
||||
Connection ~ 5850 2350
|
||||
$EndSCHEMATC
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user