27 lines
682 B
Verilog
27 lines
682 B
Verilog
module videoShifter(
|
|
input clk32,
|
|
input memoryLatch,
|
|
input [15:0] dataIn,
|
|
input loadPixels,
|
|
output pixelOut
|
|
);
|
|
|
|
reg [15:0] shiftRegister;
|
|
|
|
// a 0 bit is white, and a 1 bit is black
|
|
// data is shifted out MSB first
|
|
assign pixelOut = ~shiftRegister[15];
|
|
|
|
always @(posedge clk32) begin
|
|
// loadPixels is generated by a module running on the 8 MHz CPU clock. Therefore this module
|
|
// only honors loadPixels when clkPhase is 1, indicating the last quarter of the 8 MHz clock cycle.
|
|
if (loadPixels && memoryLatch) begin
|
|
shiftRegister <= dataIn;
|
|
end
|
|
else begin
|
|
shiftRegister <= { shiftRegister[14:0], 1'b1 };
|
|
end
|
|
end
|
|
|
|
endmodule
|