mirror of
https://github.com/rdolbeau/NuBusFPGA.git
synced 2024-12-30 16:29:29 +00:00
more notes
This commit is contained in:
parent
037cb2af33
commit
3e444b9b58
@ -20,4 +20,10 @@ You will need LItex working, and an usable Vivado in yout $PATH.
|
||||
|
||||
## Known issues
|
||||
|
||||
### dependencies
|
||||
|
||||
There's an interesting issue where you need the DeclRom to generate the bitstream (by defualt the Rom is emebedded in it), but you need CSR headers created during the generation of the bitstream to compile the Declaration Rom. A simple workaround is to create a Rom file with a kilobyte or two of fake data, generate the bitstream, then compile the declaration rom, then re-generate the bitsteam with the proper Rom.
|
||||
|
||||
### timings
|
||||
|
||||
While the main part of the design should be fine in terms of timings, some of the HDMI part isn't. At FullHD resolution (1920x1080 @ 60Hz)), It is 'normal' to have -0.808ns of WPWS, with 9 endpoints failing, in the hdmi5x_clk domain. It doesn't seem to affect the display. This is using the V1.2 54 MHz clock to Bank 34; using the primary 48 MHz clock instead (as in V1.0), the hdmi_clk is a 148.8 MHz instead of 148.5 and the WPPS is -0.811 instead (the 5x clock is at 744 Mhz instead of 742.5 MHz).
|
||||
|
Loading…
Reference in New Issue
Block a user