This commit is contained in:
Romain Dolbeau 2023-09-16 15:08:59 +02:00
parent bb0de98baf
commit 77852b8d40
1 changed files with 9 additions and 0 deletions

9 Normal file
View File

@ -0,0 +1,9 @@
Different parts of this repository have different licenses.
The hardware design (PCB, schematics, ...) is licensed under Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0).
The gateware design based on Litex is licensed under the same license as Litex, BSD 2-clause (bsd-2-clause), including additional Verilog.
The stand-alone software parts (including, but not limited to firmware, drivers, etc.) are licensed under the GNU General Public License v2.0 (gpl-2.0).
External repositories have their own licenses, see in each relevant repository.