Macintosh-HW
/
RASCSI
mirror of https://github.com/akuker/RASCSI.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added notes about the transceivers on my scsi2sd v5.1

Matthew Nielsen 2021-05-17 10:42:42 -06:00
parent 8de2620b3f
commit 2081b5f6d6
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
Transceiver-Comparison.md

@ -6,6 +6,7 @@ The original RaSCSI uses the [SN74LS641](https://www.ti.com/lit/ds/symlink/sn74l
| RaSCSI Original Version | [SN74LS641-1](https://www.mouser.com/ProductDetail/Texas-Instruments/SN74LS641-1DW?qs=SL3LIuy2dWxXHvPKLk%252BfLw%3D%3D) | 3.30 | 4 | VCC is 5v |
| [Scuznet](https://github.com/saybur/scuznet) | [SN74LVTH126DR](https://www.mouser.com/ProductDetail/Texas-Instruments/SN74LVTH126DR/?qs=sGAEpiMZZMtYFXwiBRPs0%252b5WI0cyeyLc) | 0.64 | 4 | - |
| Scsi2SD - According to [LC-SCSI](https://github.com/pgodwin/LC-SCSI/wiki) | [SN74LVT245B](https://www.mouser.com/ProductDetail/Texas-Instruments/SN74LVT245BPWR?qs=afYny40WCj1v38f4br9Q%2Fg%3D%3D), [Data Sheet](https://www.ti.com/lit/ds/symlink/sn74lvt245b.pdf) | 0.90 | 4 | VCC is 3.3v |
| Scsi2SD V5.1 (2018d) | [SN74LVT125](https://www.mouser.com/Search/Refine?Keyword=sn74lvt125&Ns=Pricing|0),[Data Sheet](https://www.ti.com/lit/ds/symlink/sn74lvt125.pdf) | 0.67 | ? | " 3.3V ABT Quadruple Bus Buffer with 3-state outputs"
| Unsuitable | [74AHC245](https://datasheet.lcsc.com/szlcsc/Nexperia-74AHCT245PW-118_C173388.pdf) | [0.22](https://lcsc.com/product-detail/74-Series_Nexperia-74AHCT245PW-118_C173388.html) | 4 | VCC is 5v. Datasheet reads input clamping current -20mA |
| Unsuitable | [SN74LS245DW](https://www.ti.com/lit/ds/symlink/sn74ls245.pdf?HQS=TI-null-null-mousermode-df-pf-null-wwe&ts=1599280883179&ref_url=https%253A%252F%252Fwww.mouser.ca%252F) | 1.34| 4 | Can only sink 24mA, SCSI protocol requires 48mA |
| Unsuitable| [SN7406DRG4](https://www.ti.com/lit/ds/symlink/sn7406.pdf?HQS=TI-null-null-digikeymode-df-pf-null-wwe&ts=1599282149626)| 1.34 | 4 | Can only sink 40mA. Will require new layout and increase in chip count as it has less i/o than above. |