mirror of
https://github.com/akuker/RASCSI.git
synced 2024-09-27 15:57:52 +00:00
Updated Transceiver Comparison (markdown)
parent
c34e32dc55
commit
c188d9c056
@ -135,17 +135,77 @@ Switched by `PI-IND`:
|
||||
|
||||
# Detailed discusison/comparison
|
||||
|
||||
[Wikipedia list of 74xx logic parts](https://en.wikipedia.org/wiki/List_of_7400-series_integrated_circuits#74x200_%E2%80%93_74x299)
|
||||
## 74xx series logic parts
|
||||
|
||||
| Product | Chip and Datasheet | Cost ($) | Qty needed | Notes |
|
||||
| - | - | - | - | - |
|
||||
| RaSCSI Original Version | [SN74LS641-1](https://www.mouser.com/ProductDetail/Texas-Instruments/SN74LS641-1DW?qs=SL3LIuy2dWxXHvPKLk%252BfLw%3D%3D) | 3.30 | 4 | VCC is 5v |
|
||||
[Wikipedia list of 74xx logic parts](https://en.wikipedia.org/wiki/List_of_7400-series_integrated_circuits#74x200_%E2%80%93_74x299)
|
||||
|
||||
|Part number | Units | Description | Input | Output | Pins | Datasheet|
|
||||
| ------------- | ----- | ------------- | ----- | ------------- | ----- | ---------|
|
||||
| 74x125 | 4 | quad bus buffer, negative enable | | three-state | 14 | SN74LS125A |
|
||||
| 74x126 | 4 | quad bus buffer, positive enable | | three-state | 14 | SN74LS126A |
|
||||
| 74x245 | 8 | octal bus transceiver, non-inverting outputs | Schmitt trigger | three-state | 20 | SN74LS245 |
|
||||
| 74x641 | 1 | octal bus transceiver, non-inverting outputs | | open-collector | 20 | SN74LS641 |
|
||||
| 74x641 | 1 | octal bus transceiver, non-inverting outputs | | open-collector| 20 | SN74LS641 |
|
||||
|
||||
### Notes
|
||||
## Logic Families
|
||||
|
||||
[Texas Instruments Logic guide](https://www.ti.com/lit/sg/sdyu001ab/sdyu001ab.pdf)
|
||||
|
||||
LS, LVTH, LVT, AHCT, F, AHC, ALS, F, ABT, HCT,
|
||||
|
||||
| Families | Voltage| Process | Bus-Hold |Series Damping | Resistors | IOFF | Schmitt Triggers |Overvoltagetolerant Inputs| Power-off Output Disable | Power-up 3-State|
|
||||
|---------------|--------|----------|---|---|---|---|---|---|---|
|
||||
| ABT | 5 | Bi-CMOS | X | X | | | | X | X |
|
||||
| AHC | 3.3, 5 | CMOS | | | | | X | X | |
|
||||
| AHCT/HCT | 5 | CMOS | | | | | X | X | |
|
||||
| ALS | 5 | Bi-Polar | | | | | | | |
|
||||
| F | 5 | Bi-Polar | | X | | | | | |
|
||||
| LS | 5 | Bi-Polar | | | | | | | |
|
||||
| LVT/LVTH * | 3.3 | Bi-CMOS | X | X | X | | | X | X |
|
||||
|
||||
|
||||
|
||||
|
||||
| Families | Bus-Hold |Series Damping | Resistors | IOFF | Schmitt Triggers |Overvoltagetolerant Inputs| Power-off Output Disable | Power-up 3-State|
|
||||
|---------------|----------|---------------|-----------|------|------------------|--------------------------|--------------------------|------------------|
|
||||
| ABT |
|
||||
| AHC |
|
||||
| AHCT/HCT |
|
||||
| ALS |
|
||||
| F |
|
||||
| LS |
|
||||
| |
|
||||
|
||||
* LVT/LVTH: The original LVT devices had the bus-hold feature. The LVTH replacements for these devices not only have bus hold, but also
|
||||
have the High-Impedance State During Power Up and Power Down feature
|
||||
|
||||
|
||||
|
||||
|
||||
Encoders/
|
||||
Decoders
|
||||
Digital Comp/
|
||||
Parity Gen.
|
||||
Gates
|
||||
Transceivers
|
||||
Level Translators
|
||||
Phase Lock Loops
|
||||
Bus-Hold
|
||||
Series Damping
|
||||
Resistors
|
||||
IOFF (Partial
|
||||
Power Down)
|
||||
Schmitt Triggers
|
||||
Overvoltagetolerant Inputs
|
||||
Power-off
|
||||
Output Disable
|
||||
Power-up 3-State
|
||||
Bipolar
|
||||
CMOS
|
||||
B
|
||||
|
||||
|
||||
## What about NTS0104?
|
||||
|
||||
# Notes
|
||||
|
||||
<a name="ref-1">(1)</a> [Comment by `saybur`](https://68kmla.org/forums/index.php?app=forums&module=forums&controller=topic&id=30399&page=7&tab=comments#comment-646496)
|
||||
|
Loading…
Reference in New Issue
Block a user