Warp-SE/cpld/test/t_fsb_vpa.v

132 lines
1.9 KiB
Coq
Raw Normal View History

2021-10-29 10:04:59 +00:00
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 07:17:04 10/23/2021
// Design Name: FSB
// Module Name: C:/Users/zanek/Documents/GitHub/SE-030/cpld/test/t_fsb_vpa.v
// Project Name: MXSE
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: FSB
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////
module t_fsb_vpa;
// Inputs
reg FCLK;
reg nAS;
reg Ready;
reg IACS;
// Outputs
wire nDTACK;
wire nVPA;
wire AINACT;
wire BACT;
wire CACT;
// Instantiate the Unit Under Test (UUT)
FSB uut (
.FCLK(FCLK),
.nAS(nAS),
.nDTACK(nDTACK),
.nVPA(nVPA),
.AINACT(AINACT),
.BACT(BACT),
.CACT(CACT),
.Ready(Ready),
.IACS(IACS)
);
initial begin
FCLK = 0;
nAS = 1;
Ready = 1;
IACS = 1;
#0;
FCLK = 0; #25;
FCLK = 1; #5;
nAS = 1'bX; #20;
nAS = 0;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #5;
nAS = 1'bX; #20;
nAS = 1;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #5;
Ready = 0; nAS = 1'bX; #20;
nAS = 0;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #5;
Ready = 1; #20;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #5;
nAS = 1'bX; #20;
nAS = 1;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
FCLK = 0; #25;
FCLK = 1; #25;
end
endmodule