Macintosh-HW/Warp-SE
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-SE.git synced 2025-02-26 07:29:02 +00:00
Code Issues Projects Releases Wiki Activity

0.7a-fastiack-fastscc compiled

Browse Source
This commit is contained in:
Zane Kaminski 2024-10-12 01:58:23 -04:00
parent 02763c30c3
commit 2a9538db96
43 changed files with 5298 additions and 107 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cpld/SET.v
View File

@ -18,13 +18,13 @@ module SET(
always @(posedge CLK) begin always @(posedge CLK) begin
if (!nPOR) begin if (!nPOR) begin
SlowTimeout[3:0] <= 4'hF; SlowTimeout[3:0] <= 4'hF;
SlowIACK <= 1; SlowIACK <= 0;
SlowVIA <= 1; SlowVIA <= 1;
SlowIWM <= 1; SlowIWM <= 1;
SlowSCC <= 0; SlowSCC <= 0;
SlowSCSI <= 1; SlowSCSI <= 1;
SlowSnd <= 1; SlowSnd <= 1;
SlowClockGate <= 0; SlowClockGate <= 1;
end else if (SetWRr) begin end else if (SetWRr) begin
SlowTimeout[3:0] <= A[11:8]; SlowTimeout[3:0] <= A[11:8];
SlowIACK <= A[7]; SlowIACK <= A[7];

5163
cpld/XC95144XL/WarpSE-0.7a-fastiack-fastscc.svf Normal file
View File

File diff suppressed because it is too large Load Diff

2
cpld/XC95144XL/WarpSE.bld
View File

@ -30,7 +30,7 @@ NGDBUILD Design Results Summary:
Number of errors: 0 Number of errors: 0
Number of warnings: 0 Number of warnings: 0
Total memory usage is 154624 kilobytes Total memory usage is 155072 kilobytes
Writing NGD file "WarpSE.ngd" ... Writing NGD file "WarpSE.ngd" ...
Total REAL time to NGDBUILD completion: 3 sec Total REAL time to NGDBUILD completion: 3 sec

7
cpld/XC95144XL/WarpSE.cmd_log
View File

@ -1407,3 +1407,10 @@ XSLTProcess WarpSE_build.xml
tsim -intstyle ise WarpSE WarpSE.nga tsim -intstyle ise WarpSE WarpSE.nga
taengine -intstyle ise -f WarpSE -w --format html1 -l WarpSE_html/tim/timing_report.htm taengine -intstyle ise -f WarpSE -w --format html1 -l WarpSE_html/tim/timing_report.htm
hprep6 -s IEEE1149 -n WarpSE -i WarpSE hprep6 -s IEEE1149 -n WarpSE -i WarpSE
xst -intstyle ise -ifn "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/WarpSE.xst" -ofn "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/WarpSE.syr"
ngdbuild -intstyle ise -dd _ngo -uc C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/WarpSE-XC95144XL.ucf -p xc95144xl-TQ100-10 WarpSE.ngc WarpSE.ngd
cpldfit -intstyle ise -p xc95144xl-10-TQ100 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper WarpSE.ngd
XSLTProcess WarpSE_build.xml
tsim -intstyle ise WarpSE WarpSE.nga
taengine -intstyle ise -f WarpSE -w --format html1 -l WarpSE_html/tim/timing_report.htm
hprep6 -s IEEE1149 -n WarpSE -i WarpSE

28
cpld/XC95144XL/WarpSE.gise
View File

@ -70,7 +70,7 @@
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712283" xil_pn:in_ck="1680431259208978880" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-827049739915084467" xil_pn:start_ts="1728712275"> <transform xil_pn:end_ts="1728712634" xil_pn:in_ck="1680431259208978880" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-827049739915084467" xil_pn:start_ts="1728712626">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="WarningsGenerated"/> <status xil_pn:value="WarningsGenerated"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
@ -90,7 +90,7 @@
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712288" xil_pn:in_ck="814020912342028692" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1893441463969615248" xil_pn:start_ts="1728712283"> <transform xil_pn:end_ts="1728712639" xil_pn:in_ck="814020912342028692" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1893441463969615248" xil_pn:start_ts="1728712634">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="WarpSE.bld"/> <outfile xil_pn:name="WarpSE.bld"/>
@ -99,7 +99,7 @@
<outfile xil_pn:name="_ngo"/> <outfile xil_pn:name="_ngo"/>
<outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/> <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712308" xil_pn:in_ck="4179227257693753" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="3294015560432670715" xil_pn:start_ts="1728712288"> <transform xil_pn:end_ts="1728712658" xil_pn:in_ck="4179227257693753" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="3294015560432670715" xil_pn:start_ts="1728712639">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="WarningsGenerated"/> <status xil_pn:value="WarningsGenerated"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
@ -119,28 +119,28 @@
<outfile xil_pn:name="WarpSE_html"/> <outfile xil_pn:name="WarpSE_html"/>
<outfile xil_pn:name="WarpSE_pad.csv"/> <outfile xil_pn:name="WarpSE_pad.csv"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712450" xil_pn:in_ck="4179227257702617" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1728712448"> <transform xil_pn:end_ts="1728712671" xil_pn:in_ck="4179227257702617" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1728712669">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="WarpSE.jed"/> <outfile xil_pn:name="WarpSE.jed"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712450" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-207801193714804843" xil_pn:start_ts="1728712450"> <transform xil_pn:end_ts="1728712672" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-207801193714804843" xil_pn:start_ts="1728712672">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="_impactbatch.log"/>
<outfile xil_pn:name="ise_impact.cmd"/>
</transform>
<transform xil_pn:end_ts="1728705820" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_configureTargetDevice_CPLD" xil_pn:prop_ck="-742897827381199779" xil_pn:start_ts="1728705820">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForInputs"/>
<status xil_pn:value="OutOfDateForOutputs"/> <status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="InputChanged"/>
<status xil_pn:value="OutputChanged"/> <status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="_impactbatch.log"/> <outfile xil_pn:name="_impactbatch.log"/>
<outfile xil_pn:name="ise_impact.cmd"/> <outfile xil_pn:name="ise_impact.cmd"/>
</transform> </transform>
<transform xil_pn:end_ts="1728712310" xil_pn:in_ck="4179227257702617" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1728712308"> <transform xil_pn:end_ts="1728712671" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_configureTargetDevice_CPLD" xil_pn:prop_ck="-742897827381199779" xil_pn:start_ts="1728712671">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="_impactbatch.log"/>
<outfile xil_pn:name="ise_impact.cmd"/>
</transform>
<transform xil_pn:end_ts="1728712660" xil_pn:in_ck="4179227257702617" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1728712658">
<status xil_pn:value="SuccessfullyRun"/> <status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/> <status xil_pn:value="ReadyToRun"/>
</transform> </transform>

22
cpld/XC95144XL/WarpSE.jed
View File

@ -1,5 +1,5 @@
Programmer Jedec Bit Map Programmer Jedec Bit Map
Date Extracted: Sat Oct 12 01:54:09 2024 Date Extracted: Sat Oct 12 01:57:50 2024
QF93312* QF93312*
QP100* QP100*
@ -426,8 +426,8 @@ L0019136 00000001 00000000 00000000 00000001 00000000 00000010 00000011 00000000
L0019200 00000001 00000000 00000000 00000001 00000000 00000010 00000000 00000010* L0019200 00000001 00000000 00000000 00000001 00000000 00000010 00000000 00000010*
L0019264 00000000 00000000 00000000 00000010 00000010 00000001 00000000 00000010* L0019264 00000000 00000000 00000000 00000010 00000010 00000001 00000000 00000010*
L0019328 00000001 00000000 00000001 00000011 00000010 00000010 00000000 00000010* L0019328 00000001 00000000 00000001 00000011 00000010 00000010 00000000 00000010*
L0019392 00000001 00000000 00000001 00000010 00000000 00000001 00000001 00000000* L0019392 00000000 00000000 00000001 00000010 00000000 00000001 00000001 00000000*
L0019456 00000000 00000000 00000001 00000000 00000001 00000011 00000000 00000010* L0019456 00000001 00000000 00000001 00000000 00000001 00000011 00000000 00000010*
L0019520 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000* L0019520 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000*
L0019584 000000 000000 000000 000000 000000 000000 000000 000000* L0019584 000000 000000 000000 000000 000000 000000 000000 000000*
L0019632 000000 001000 000000 000000 000000 100000 000000 000100* L0019632 000000 001000 000000 000000 000000 100000 000000 000100*
@ -455,7 +455,7 @@ L0020800 00000000 00000000 00000000 00001000 00000000 00000000 00000000 00000010
L0020864 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0020864 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0020928 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0020928 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0020992 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000001* L0020992 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000001*
L0021056 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0021056 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0021120 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000000* L0021120 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000000*
L0021184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001* L0021184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001*
L0021248 00000000 00000000 00000010 00000000 00000000 00000001 00000000 00000000* L0021248 00000000 00000000 00000010 00000000 00000000 00000001 00000000 00000000*
@ -470,7 +470,7 @@ L0021664 00000000 00000000 00000000 00000000 00000000 00001000 00000011 00000010
L0021728 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000010* L0021728 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000010*
L0021792 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000000* L0021792 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000000*
L0021856 00000000 00000000 00000000 00000000 10000000 00000000 00000000 00000000* L0021856 00000000 00000000 00000000 00000000 10000000 00000000 00000000 00000000*
L0021920 00000100 00000100 00000000 00000000 00000000 00000000 00001000 00100001* L0021920 00000000 00000100 00000000 00000000 00000000 00000000 00001000 00100001*
L0021984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0021984 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0022048 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000000* L0022048 00000000 00000000 00000000 00000000 00000000 00000000 00000001 00000000*
L0022112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001* L0022112 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001*
@ -510,7 +510,7 @@ L0024000 000000 000000 000000 010000 000000 000000 000011 001000*
L0024048 000000 000000 000000 010000 000000 000000 001011 001000* L0024048 000000 000000 000000 010000 000000 000000 001011 001000*
L0024096 000000 000000 000000 000000 000000 000000 001011 000000* L0024096 000000 000000 000000 000000 000000 000000 001011 000000*
L0024144 000000 000000 000000 000000 000000 000000 001011 000000* L0024144 000000 000000 000000 000000 000000 000000 001011 000000*
L0024192 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0024192 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0024256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0024256 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0024320 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000100* L0024320 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000100*
L0024384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 10000000* L0024384 00000000 00000000 00000000 00000000 00000000 00000000 00000000 10000000*
@ -525,7 +525,7 @@ L0024864 000000 000000 000011 000000 000000 000000 000000 000000*
L0024912 000000 000000 000011 000000 000000 000000 000000 000000* L0024912 000000 000000 000011 000000 000000 000000 000000 000000*
L0024960 000000 000000 000000 000000 000000 000000 000000 000000* L0024960 000000 000000 000000 000000 000000 000000 000000 000000*
L0025008 000000 000000 000001 000000 000000 000000 000000 000000* L0025008 000000 000000 000001 000000 000000 000000 000000 000000*
L0025056 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* L0025056 00000100 00000000 00000100 00000000 00000000 00000000 00000000 00000000*
L0025120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0025120 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0025184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0025184 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0025248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0025248 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
@ -1446,7 +1446,7 @@ L0077888 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000
L0077952 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000* L0077952 00000000 00000000 00000100 00000000 00000000 00000000 00000000 00000000*
L0078016 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0078016 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0078080 00000000 00000000 10000000 00000000 00000000 00000000 00000000 00000000* L0078080 00000000 00000000 10000000 00000000 00000000 00000000 00000000 00000000*
L0078144 00000000 00000000 10001000 00000000 00000000 00000000 00000000 00000000* L0078144 00000100 00000000 10001000 00000000 00000000 00000000 00000000 00000000*
L0078208 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0078208 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0078272 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0078272 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0078336 000000 000000 000000 000000 000000 000000 000000 000000* L0078336 000000 000000 000000 000000 000000 000000 000000 000000*
@ -1461,7 +1461,7 @@ L0078752 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
L0078816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0078816 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0078880 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000* L0078880 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0078944 00000000 00000000 00001000 00000000 00000000 00000000 00000000 00010000* L0078944 00000000 00000000 00001000 00000000 00000000 00000000 00000000 00010000*
L0079008 00000100 00000000 00000000 00000000 00000000 00000000 00000000 00010000* L0079008 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00010000*
L0079072 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00010000* L0079072 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00010000*
L0079136 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00010000* L0079136 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00010000*
L0079200 000000 000000 000000 000000 000001 000000 000000 000000* L0079200 000000 000000 000000 000000 000001 000000 000000 000000*
@ -1591,7 +1591,7 @@ L0086256 000000 000000 000001 000000 000000 000000 000000 000000*
L0086304 000000 000000 000000 000000 000000 000000 000000 000000* L0086304 000000 000000 000000 000000 000000 000000 000000 000000*
L0086352 000000 000000 000000 000000 000000 000000 000000 000000* L0086352 000000 000000 000000 000000 000000 000000 000000 000000*
L0086400 00000000 00000000 00000000 00000000 00000100 00000000 00001000 00000000* L0086400 00000000 00000000 00000000 00000000 00000100 00000000 00001000 00000000*
L0086464 00000100 00000000 00000000 00000000 00000000 00000000 00001000 00000000* L0086464 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000*
L0086528 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000* L0086528 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000*
L0086592 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000* L0086592 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000*
L0086656 00000000 00000000 00000000 00000000 00000000 00000000 10000100 00000000* L0086656 00000000 00000000 00000000 00000000 00000000 00000000 10000100 00000000*
@ -1606,7 +1606,7 @@ L0087120 000000 000000 000000 000000 000000 000000 000011 001000*
L0087168 000000 000000 000000 000000 000000 000000 000011 000000* L0087168 000000 000000 000000 000000 000000 000000 000011 000000*
L0087216 000000 000000 000000 000000 000000 000000 000011 000001* L0087216 000000 000000 000000 000000 000000 000000 000011 000001*
L0087264 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000* L0087264 00000000 00001000 00000000 00000000 00000000 00000000 00000000 00000000*
L0087328 00000000 00000000 00010000 00000000 00000000 00000000 00000000 00000000* L0087328 00000100 00000000 00010000 00000000 00000000 00000000 00000000 00000000*
L0087392 00000000 00000000 00000000 00000000 00001100 00000000 00000000 01000000* L0087392 00000000 00000000 00000000 00000000 00001100 00000000 00000000 01000000*
L0087456 00000000 00000000 00000000 00000000 00000000 00000000 00010000 00001000* L0087456 00000000 00000000 00000000 00000000 00000000 00000000 00010000 00001000*
L0087520 00000000 00000000 00000000 00000000 00000000 00000000 00010000 00000000* L0087520 00000000 00000000 00000000 00000000 00000000 00000000 00010000 00000000*

8
cpld/XC95144XL/WarpSE.mfd
View File

@ -575,8 +575,8 @@ INPUTS | 4 | nPOR | SlowClockGate | set/SetWRr | A_FSB<1>
INPUTMC | 3 | 0 | 17 | 0 | 16 | 6 | 3 INPUTMC | 3 | 0 | 17 | 0 | 16 | 6 | 3
INPUTP | 1 | 149 INPUTP | 1 | 149
EQ | 3 | EQ | 3 |
SlowClockGate.D = nPOR & SlowClockGate & !set/SetWRr !SlowClockGate.D = nPOR & !SlowClockGate & !set/SetWRr
# nPOR & A_FSB<1> & set/SetWRr; # nPOR & !A_FSB<1> & set/SetWRr;
SlowClockGate.CLK = FCLK; // GCK SlowClockGate.CLK = FCLK; // GCK
GLOBALS | 1 | 2 | FCLK GLOBALS | 1 | 2 | FCLK
@ -587,8 +587,8 @@ INPUTS | 4 | nPOR | SlowIACK | set/SetWRr | A_FSB<7>
INPUTMC | 3 | 0 | 17 | 0 | 15 | 6 | 3 INPUTMC | 3 | 0 | 17 | 0 | 15 | 6 | 3
INPUTP | 1 | 8 INPUTP | 1 | 8
EQ | 3 | EQ | 3 |
!SlowIACK.D = nPOR & !SlowIACK & !set/SetWRr SlowIACK.D = nPOR & SlowIACK & !set/SetWRr
# nPOR & !A_FSB<7> & set/SetWRr; # nPOR & A_FSB<7> & set/SetWRr;
SlowIACK.CLK = FCLK; // GCK SlowIACK.CLK = FCLK; // GCK
GLOBALS | 1 | 2 | FCLK GLOBALS | 1 | 2 | FCLK

2
cpld/XC95144XL/WarpSE.nga
View File

File diff suppressed because one or more lines are too long

2
cpld/XC95144XL/WarpSE.ngc
View File

File diff suppressed because one or more lines are too long

2
cpld/XC95144XL/WarpSE.ngd
View File

File diff suppressed because one or more lines are too long

2
cpld/XC95144XL/WarpSE.ngr
View File

File diff suppressed because one or more lines are too long

2
cpld/XC95144XL/WarpSE.pad
View File

@ -1,7 +1,7 @@
Release 8.1i - Fit P.20131013 Release 8.1i - Fit P.20131013
Copyright(c) 1995-2003 Xilinx Inc. All rights reserved Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
10-12-2024 1:51AM 10-12-2024 1:57AM
NOTE: This file is designed to be imported into a spreadsheet program NOTE: This file is designed to be imported into a spreadsheet program
such as Microsoft Excel for viewing, printing and sorting. The pipe '|' such as Microsoft Excel for viewing, printing and sorting. The pipe '|'

10
cpld/XC95144XL/WarpSE.rpt
View File

@ -1,7 +1,7 @@
cpldfit: version P.20131013 Xilinx Inc. cpldfit: version P.20131013 Xilinx Inc.
Fitter Report Fitter Report
Design Name: WarpSE Date: 10-12-2024, 1:51AM Design Name: WarpSE Date: 10-12-2024, 1:57AM
Device Used: XC95144XL-10-TQ100 Device Used: XC95144XL-10-TQ100
Fitting Status: Successful Fitting Status: Successful
@ -982,12 +982,12 @@ RnW_IOB <= RnW_IOB_I when RnW_IOB_OE = '1' else 'Z';
RnW_IOB_OE <= NOT nAoutOE; RnW_IOB_OE <= NOT nAoutOE;
FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0'); FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0');
SlowClockGate_D <= ((nPOR AND SlowClockGate AND NOT set/SetWRr) SlowClockGate_D <= ((nPOR AND NOT SlowClockGate AND NOT set/SetWRr)
OR (nPOR AND A_FSB(1) AND set/SetWRr)); OR (nPOR AND NOT A_FSB(1) AND set/SetWRr));
FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0'); FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0');
SlowIACK_D <= ((nPOR AND NOT SlowIACK AND NOT set/SetWRr) SlowIACK_D <= ((nPOR AND SlowIACK AND NOT set/SetWRr)
OR (nPOR AND NOT A_FSB(7) AND set/SetWRr)); OR (nPOR AND A_FSB(7) AND set/SetWRr));
FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0'); FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0');
SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr) SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr)

4
cpld/XC95144XL/WarpSE.syr
View File

@ -474,11 +474,11 @@ Cell Usage :
Total REAL time to Xst completion: 5.00 secs Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.99 secs Total CPU time to Xst completion: 5.10 secs
--> -->
Total memory usage is 263200 kilobytes Total memory usage is 263008 kilobytes
Number of errors : 0 ( 0 filtered) Number of errors : 0 ( 0 filtered)
Number of warnings : 3 ( 0 filtered) Number of warnings : 3 ( 0 filtered)

40
cpld/XC95144XL/WarpSE.vm6
View File

@ -2391,11 +2391,11 @@ NODE | IONPReady.Q | 11632 | ? | 0 | 0 | IONPReady | NULL | NULL | IONPReady.REG
INPUT_INSTANCE | 0 | 0 | NULL | A_FSB_1_IBUF | WarpSE_COPY_0_COPY_0 | 16 | 1 | 1 INPUT_INSTANCE | 0 | 0 | NULL | A_FSB_1_IBUF | WarpSE_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A_FSB<1> | 11450 | PI | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE NODE | A_FSB<1> | 11444 | PI | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_FSB_1_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_1_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX
MACROCELL_INSTANCE | PrldLow+OptxMapped | SlowClockGate | WarpSE_COPY_0_COPY_0 | 2155873280 | 5 | 1 MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | SlowClockGate | WarpSE_COPY_0_COPY_0 | 2155873536 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nPOR | 11226 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | nPOR.Q | nPOR | 1 | 0 | MC_UIM NODE | nPOR | 11226 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | nPOR.Q | nPOR | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
@ -2403,7 +2403,7 @@ NODE | SlowClockGate | 11256 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | SlowClo
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_1_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_1_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLK_IBUF/FCLK | 11220 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | FCLK_IBUF | 3 | 5 | II_FCLK NODE | FCLK_IBUF/FCLK | 11220 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | FCLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
@ -2417,14 +2417,14 @@ NODE | SlowClockGate | 11256 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | SlowClo
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_1_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_1_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SlowClockGate.D1 | 11634 | ? | 0 | 4096 | SlowClockGate | NULL | NULL | SlowClockGate.SI | 1 | 9 | MC_SI_D1 SIGNAL | NODE | SlowClockGate.D1 | 11634 | ? | 0 | 4096 | SlowClockGate | NULL | NULL | SlowClockGate.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SlowClockGate.D2 | 11635 | ? | 0 | 4096 | SlowClockGate | NULL | NULL | SlowClockGate.SI | 2 | 9 | MC_SI_D2 SIGNAL | NODE | SlowClockGate.D2 | 11635 | ? | 0 | 4096 | SlowClockGate | NULL | NULL | SlowClockGate.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | nPOR | IV_TRUE | SlowClockGate | IV_FALSE | set/SetWRr SPPTERM | 3 | IV_TRUE | nPOR | IV_FALSE | SlowClockGate | IV_FALSE | set/SetWRr
SPPTERM | 3 | IV_TRUE | nPOR | IV_TRUE | A_FSB_1_IBUF | IV_TRUE | set/SetWRr SPPTERM | 3 | IV_TRUE | nPOR | IV_FALSE | A_FSB_1_IBUF | IV_TRUE | set/SetWRr
SRFF_INSTANCE | SlowClockGate.REG | SlowClockGate | 0 | 2 | 1 SRFF_INSTANCE | SlowClockGate.REG | SlowClockGate | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D INPUT_NODE_TYPE | 0 | 8 | SRFF_D
@ -2436,11 +2436,11 @@ NODE | SlowClockGate.Q | 11636 | ? | 0 | 0 | SlowClockGate | NULL | NULL | SlowC
INPUT_INSTANCE | 0 | 0 | NULL | A_FSB_7_IBUF | WarpSE_COPY_0_COPY_0 | 16 | 1 | 1 INPUT_INSTANCE | 0 | 0 | NULL | A_FSB_7_IBUF | WarpSE_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A_FSB<7> | 11444 | PI | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE NODE | A_FSB<7> | 11450 | PI | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | SlowIACK | WarpSE_COPY_0_COPY_0 | 2155873536 | 5 | 1 MACROCELL_INSTANCE | PrldLow+OptxMapped | SlowIACK | WarpSE_COPY_0_COPY_0 | 2155873280 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | nPOR | 11226 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | nPOR.Q | nPOR | 1 | 0 | MC_UIM NODE | nPOR | 11226 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | nPOR.Q | nPOR | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
@ -2448,7 +2448,7 @@ NODE | SlowIACK | 11257 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | SlowIACK.Q |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FCLK_IBUF/FCLK | 11220 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | FCLK_IBUF | 3 | 5 | II_FCLK NODE | FCLK_IBUF/FCLK | 11220 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | FCLK_IBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
@ -2462,14 +2462,14 @@ NODE | SlowIACK | 11257 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | SlowIACK.Q |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM NODE | set/SetWRr | 11348 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | set/SetWRr.Q | set/SetWRr | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SlowIACK.D1 | 11638 | ? | 0 | 4096 | SlowIACK | NULL | NULL | SlowIACK.SI | 1 | 9 | MC_SI_D1 SIGNAL | NODE | SlowIACK.D1 | 11638 | ? | 0 | 4096 | SlowIACK | NULL | NULL | SlowIACK.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2 OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SlowIACK.D2 | 11639 | ? | 0 | 4096 | SlowIACK | NULL | NULL | SlowIACK.SI | 2 | 9 | MC_SI_D2 SIGNAL | NODE | SlowIACK.D2 | 11639 | ? | 0 | 4096 | SlowIACK | NULL | NULL | SlowIACK.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | nPOR | IV_FALSE | SlowIACK | IV_FALSE | set/SetWRr SPPTERM | 3 | IV_TRUE | nPOR | IV_TRUE | SlowIACK | IV_FALSE | set/SetWRr
SPPTERM | 3 | IV_TRUE | nPOR | IV_FALSE | A_FSB_7_IBUF | IV_TRUE | set/SetWRr SPPTERM | 3 | IV_TRUE | nPOR | IV_TRUE | A_FSB_7_IBUF | IV_TRUE | set/SetWRr
SRFF_INSTANCE | SlowIACK.REG | SlowIACK | 0 | 2 | 1 SRFF_INSTANCE | SlowIACK.REG | SlowIACK | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D INPUT_NODE_TYPE | 0 | 8 | SRFF_D
@ -5899,7 +5899,7 @@ MACROCELL_INSTANCE | OptxMapped | RA_0_OBUF | WarpSE_COPY_0_COPY_0 | 2155872256
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_1_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_1_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_9_IBUF | 11328 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_9_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_9_IBUF | 11328 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_9_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
@ -5909,7 +5909,7 @@ SIGNAL_INSTANCE | RA_0_OBUF.SI | RA_0_OBUF | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_1_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_1_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_9_IBUF | 11328 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_9_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_9_IBUF | 11328 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_9_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
@ -5932,7 +5932,7 @@ NODE | A_FSB_17_IBUF | 11194 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_21_IBUF | 11190 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_21_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_21_IBUF | 11190 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
@ -5962,7 +5962,7 @@ NODE | A_FSB_17_IBUF | 11194 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_21_IBUF | 11190 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_21_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_21_IBUF | 11190 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_21_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
@ -6076,7 +6076,7 @@ NODE | A_FSB_16_IBUF | 11195 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RA_2_OBUF | 11352 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | RA_2_OBUF.Q | RA_2_OBUF | 0 | 0 | MC_Q NODE | RA_2_OBUF | 11352 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | RA_2_OBUF.Q | RA_2_OBUF | 0 | 0 | MC_Q
@ -6086,7 +6086,7 @@ NODE | A_FSB_16_IBUF | 11195 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL |
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM NODE | ram/RASEL | 11280 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | ram/RASEL.Q | ram/RASEL | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A_FSB_7_IBUF | 11331 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX NODE | A_FSB_7_IBUF | 11345 | ? | 0 | 0 | WarpSE_COPY_0_COPY_0 | NULL | NULL | A_FSB_7_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1 OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RA_2_OBUF.D1 | 11947 | ? | 0 | 4096 | RA_2_OBUF | NULL | NULL | RA_2_OBUF.SI | 1 | 9 | MC_SI_D1 SIGNAL | NODE | RA_2_OBUF.D1 | 11947 | ? | 0 | 4096 | RA_2_OBUF | NULL | NULL | RA_2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO SPPTERM | 0 | IV_ZERO

2
cpld/XC95144XL/WarpSE.xml
View File

File diff suppressed because one or more lines are too long

BIN
cpld/XC95144XL/WarpSE_SVF.ipf
View File

Binary file not shown.

10
cpld/XC95144XL/WarpSE_html/fit/ascii.htm
View File

@ -3,7 +3,7 @@
cpldfit: version P.20131013 Xilinx Inc. cpldfit: version P.20131013 Xilinx Inc.
Fitter Report Fitter Report
Design Name: WarpSE Date: 10-12-2024, 1:51AM Design Name: WarpSE Date: 10-12-2024, 1:57AM
Device Used: XC95144XL-10-TQ100 Device Used: XC95144XL-10-TQ100
Fitting Status: Successful Fitting Status: Successful
@ -984,12 +984,12 @@ RnW_IOB <= RnW_IOB_I when RnW_IOB_OE = '1' else 'Z';
RnW_IOB_OE <= NOT nAoutOE; RnW_IOB_OE <= NOT nAoutOE;
FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0'); FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0');
SlowClockGate_D <= ((nPOR AND SlowClockGate AND NOT set/SetWRr) SlowClockGate_D <= ((nPOR AND NOT SlowClockGate AND NOT set/SetWRr)
OR (nPOR AND A_FSB(1) AND set/SetWRr)); OR (nPOR AND NOT A_FSB(1) AND set/SetWRr));
FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0'); FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0');
SlowIACK_D <= ((nPOR AND NOT SlowIACK AND NOT set/SetWRr) SlowIACK_D <= ((nPOR AND SlowIACK AND NOT set/SetWRr)
OR (nPOR AND NOT A_FSB(7) AND set/SetWRr)); OR (nPOR AND A_FSB(7) AND set/SetWRr));
FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0'); FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0');
SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr) SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr)

8
cpld/XC95144XL/WarpSE_html/fit/defeqns.htm
View File

@ -218,12 +218,12 @@ FTCPE_RnW_IOB: FTCPE port map (RnW_IOB_I,RnW_IOB_T,NOT C16M,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RnW_IOB_OE <= NOT nAoutOE; <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RnW_IOB_OE <= NOT nAoutOE;
</td></tr><tr><td> </td></tr><tr><td>
FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0'); FDCPE_SlowClockGate: FDCPE port map (SlowClockGate,SlowClockGate_D,FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowClockGate_D <= ((nPOR AND SlowClockGate AND NOT set/SetWRr) <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowClockGate_D <= ((nPOR AND NOT SlowClockGate AND NOT set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND A_FSB(1) AND set/SetWRr)); <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND NOT A_FSB(1) AND set/SetWRr));
</td></tr><tr><td> </td></tr><tr><td>
FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0'); FDCPE_SlowIACK: FDCPE port map (SlowIACK,SlowIACK_D,FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowIACK_D <= ((nPOR AND NOT SlowIACK AND NOT set/SetWRr) <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowIACK_D <= ((nPOR AND SlowIACK AND NOT set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND NOT A_FSB(7) AND set/SetWRr)); <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND A_FSB(7) AND set/SetWRr));
</td></tr><tr><td> </td></tr><tr><td>
FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0'); FDCPE_SlowIWM: FDCPE port map (SlowIWM,SlowIWM_D,FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr) <br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowIWM_D <= ((nPOR AND NOT SlowIWM AND NOT set/SetWRr)

10
cpld/XC95144XL/WarpSE_html/fit/eqns.htm
View File

@ -4,7 +4,7 @@
var design = "WarpSE"; var design = "WarpSE";
var device = "XC95144XL"; var device = "XC95144XL";
signals = new Array("ALE0M","ALE0S","ASrf","BACTr","GA22_SPECSIG","GA23_SPECSIG","IOACT","IODONE","IOL0","IONPReady","IOREQ","IORW","IOU0","MCKE","QoSEN","RA0_SPECSIG","RA10_SPECSIG","RA11_SPECSIG","RA1_SPECSIG","RA2_SPECSIG","RA3_SPECSIG","RA4_SPECSIG","RA5_SPECSIG","RA6_SPECSIG","RA7_SPECSIG","RA8_SPECSIG","RA9_SPECSIG","RAMReady","RefReq","RefUrg","RnW_IOB","SlowClockGate","SlowIACK","SlowIWM","SlowSCC","SlowSCSI","SlowSnd","SlowTimeout0_SPECSIG","SlowTimeout1_SPECSIG","SlowTimeout2_SPECSIG","SlowTimeout3_SPECSIG","SlowVIA","cntC8Mr0_SPECSIG","cntC8Mr1_SPECSIG","cntC8Mr2_SPECSIG","cntC8Mr3_SPECSIG","cntEr0_SPECSIG","cntEr1_SPECSIG","cntIS0_SPECSIG","cntIS1_SPECSIG","cntLTimer0_SPECSIG","cntLTimer10_SPECSIG","cntLTimer11_SPECSIG","cntLTimer1_SPECSIG","cntLTimer2_SPECSIG","cntLTimer3_SPECSIG","cntLTimer4_SPECSIG","cntLTimer5_SPECSIG","cntLTimer6_SPECSIG","cntLTimer7_SPECSIG","cntLTimer8_SPECSIG","cntLTimer9_SPECSIG","cntLTimerTick_SPECSIG","cntQS0_SPECSIG","cntQS1_SPECSIG","cntQS2_SPECSIG","cntQS3_SPECSIG","cntQoSCSr_SPECSIG","cntTimer0_SPECSIG","cntTimer1_SPECSIG","cntTimer2_SPECSIG","cntTimer3_SPECSIG","cntTimerTick_SPECSIG","csOverlay_SPECSIG","iobmC8Mr_SPECSIG","iobmDoutOE_SPECSIG","iobmES0_SPECSIG","iobmES1_SPECSIG","iobmES2_SPECSIG","iobmES3_SPECSIG","iobmEr_SPECSIG","iobmIOREQr_SPECSIG","iobmIOS_FSM_FFd1_SPECSIG","iobmIOS_FSM_FFd2_SPECSIG","iobmIOS_FSM_FFd3_SPECSIG","iobmIOS_FSM_FFd4_SPECSIG","iobmIOS_FSM_FFd5_SPECSIG","iobmIOS_FSM_FFd6_SPECSIG","iobmIOS_FSM_FFd7_SPECSIG","iobmVPAr_SPECSIG","iobsClear1_SPECSIG","iobsIOACTr_SPECSIG","iobsIODONEr0_SPECSIG","iobsIODONEr1_SPECSIG","iobsIODONErf_SPECSIG","iobsIOL1_SPECSIG","iobsIORW1_SPECSIG","iobsIOU1_SPECSIG","iobsLoad1_SPECSIG","iobsSent_SPECSIG","iobsTS_FSM_FFd1_SPECSIG","iobsTS_FSM_FFd2_SPECSIG","nADoutLE0","nADoutLE1","nAS_IOB","nAoutOE","nBERR_FSB","nBR_IOB","nBR_IOBout","nCAS","nDTACK_FSB","nDinLE","nDinOE","nDoutOE","nLDS_IOB","nOE","nPOR","nRAMLWE","nRAMUWE","nRAS","nRES","nRESout","nROMOE","nROMWE","nUDS_IOB","nVMA_IOB","nVPA_FSB","ramCASEndEN_SPECSIG","ramRASEL_SPECSIG","ramRASEN_SPECSIG","ramRASrf_SPECSIG","ramRS0_SPECSIG","ramRS1_SPECSIG","ramRS2_SPECSIG","ramRefCAS_SPECSIG","ramRefDone_SPECSIG","setSetWRr_SPECSIG"); signals = new Array("ALE0M","ALE0S","ASrf","BACTr","GA22_SPECSIG","GA23_SPECSIG","IOACT","IODONE","IOL0","IONPReady","IOREQ","IORW","IOU0","MCKE","QoSEN","RA0_SPECSIG","RA10_SPECSIG","RA11_SPECSIG","RA1_SPECSIG","RA2_SPECSIG","RA3_SPECSIG","RA4_SPECSIG","RA5_SPECSIG","RA6_SPECSIG","RA7_SPECSIG","RA8_SPECSIG","RA9_SPECSIG","RAMReady","RefReq","RefUrg","RnW_IOB","SlowClockGate","SlowIACK","SlowIWM","SlowSCC","SlowSCSI","SlowSnd","SlowTimeout0_SPECSIG","SlowTimeout1_SPECSIG","SlowTimeout2_SPECSIG","SlowTimeout3_SPECSIG","SlowVIA","cntC8Mr0_SPECSIG","cntC8Mr1_SPECSIG","cntC8Mr2_SPECSIG","cntC8Mr3_SPECSIG","cntEr0_SPECSIG","cntEr1_SPECSIG","cntIS0_SPECSIG","cntIS1_SPECSIG","cntLTimer0_SPECSIG","cntLTimer10_SPECSIG","cntLTimer11_SPECSIG","cntLTimer1_SPECSIG","cntLTimer2_SPECSIG","cntLTimer3_SPECSIG","cntLTimer4_SPECSIG","cntLTimer5_SPECSIG","cntLTimer6_SPECSIG","cntLTimer7_SPECSIG","cntLTimer8_SPECSIG","cntLTimer9_SPECSIG","cntLTimerTick_SPECSIG","cntQS0_SPECSIG","cntQS1_SPECSIG","cntQS2_SPECSIG","cntQS3_SPECSIG","cntQoSCSr_SPECSIG","cntTimer0_SPECSIG","cntTimer1_SPECSIG","cntTimer2_SPECSIG","cntTimer3_SPECSIG","cntTimerTick_SPECSIG","csOverlay_SPECSIG","iobmC8Mr_SPECSIG","iobmDoutOE_SPECSIG","iobmES0_SPECSIG","iobmES1_SPECSIG","iobmES2_SPECSIG","iobmES3_SPECSIG","iobmEr_SPECSIG","iobmIOREQr_SPECSIG","iobmIOS_FSM_FFd1_SPECSIG","iobmIOS_FSM_FFd2_SPECSIG","iobmIOS_FSM_FFd3_SPECSIG","iobmIOS_FSM_FFd4_SPECSIG","iobmIOS_FSM_FFd5_SPECSIG","iobmIOS_FSM_FFd6_SPECSIG","iobmIOS_FSM_FFd7_SPECSIG","iobmVPAr_SPECSIG","iobsClear1_SPECSIG","iobsIOACTr_SPECSIG","iobsIODONEr0_SPECSIG","iobsIODONEr1_SPECSIG","iobsIODONErf_SPECSIG","iobsIOL1_SPECSIG","iobsIORW1_SPECSIG","iobsIOU1_SPECSIG","iobsLoad1_SPECSIG","iobsSent_SPECSIG","iobsTS_FSM_FFd1_SPECSIG","iobsTS_FSM_FFd2_SPECSIG","nADoutLE0","nADoutLE1","nAS_IOB","nAoutOE","nBERR_FSB","nBR_IOB","nBR_IOBout","nCAS","nDTACK_FSB","nDinLE","nDinOE","nDoutOE","nLDS_IOB","nOE","nPOR","nRAMLWE","nRAMUWE","nRAS","nRES","nRESout","nROMOE","nROMWE","nUDS_IOB","nVMA_IOB","nVPA_FSB","ramCASEndEN_SPECSIG","ramRASEL_SPECSIG","ramRASEN_SPECSIG","ramRASrf_SPECSIG","ramRS0_SPECSIG","ramRS1_SPECSIG","ramRS2_SPECSIG","ramRefCAS_SPECSIG","ramRefDone_SPECSIG","setSetWRr_SPECSIG");
sigNegs = new Array("ON","OFF","OFF","ON","OFF","OFF","ON","OFF","OFF","ON","ON","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","ON","OFF","ON","ON","ON","ON","ON","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","ON","OFF","ON","ON","ON","OFF","ON","OFF","ON","ON","ON","OFF","OFF","ON","ON","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF"); sigNegs = new Array("ON","OFF","OFF","ON","OFF","OFF","ON","OFF","OFF","ON","ON","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","ON","OFF","ON","OFF","ON","ON","ON","ON","ON","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","ON","OFF","ON","ON","ON","OFF","ON","OFF","ON","ON","ON","OFF","OFF","ON","ON","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF");
sigTypes = new Array("D","D","D","D","","","D","D","D","D","D","D","D","D","D","","","","","","","","","","","","","D","D","D","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","T","T","T","T","T","T","T","T","T","T","T","T","D","D","D","T","D","D","T","T","T","T","D","T","D","D","T","D","T","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","D","T","D","D","","D","D","D","T","","D","D","D","D","","","D","D","T","","","","","D","","","D","T","D","D","D","D","D","D","T","T","D","D","D"); sigTypes = new Array("D","D","D","D","","","D","D","D","D","D","D","D","D","D","","","","","","","","","","","","","D","D","D","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","T","T","T","T","T","T","T","T","T","T","T","T","D","D","D","T","D","D","T","T","T","T","D","T","D","D","T","D","T","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","D","T","D","D","","D","D","D","T","","D","D","D","D","","","D","D","T","","","","","D","","","D","T","D","D","D","D","D","D","T","T","D","D","D");
@ -288,13 +288,13 @@
pterms["FB1_15_2"]=new Array("nPOR","/A_FSB5_SPECSIG","setSetWRr_SPECSIG"); pterms["FB1_15_2"]=new Array("nPOR","/A_FSB5_SPECSIG","setSetWRr_SPECSIG");
pterms["FB1_16_1"]=new Array("nPOR","/SlowIACK","/setSetWRr_SPECSIG"); pterms["FB1_16_1"]=new Array("nPOR","SlowIACK","/setSetWRr_SPECSIG");
pterms["FB1_16_2"]=new Array("nPOR","/A_FSB7_SPECSIG","setSetWRr_SPECSIG"); pterms["FB1_16_2"]=new Array("nPOR","A_FSB7_SPECSIG","setSetWRr_SPECSIG");
pterms["FB1_17_1"]=new Array("nPOR","SlowClockGate","/setSetWRr_SPECSIG"); pterms["FB1_17_1"]=new Array("nPOR","/SlowClockGate","/setSetWRr_SPECSIG");
pterms["FB1_17_2"]=new Array("nPOR","A_FSB1_SPECSIG","setSetWRr_SPECSIG"); pterms["FB1_17_2"]=new Array("nPOR","/A_FSB1_SPECSIG","setSetWRr_SPECSIG");
pterms["FB1_18_1"]=new Array("/nPOR","/cntC8Mr1_SPECSIG","cntC8Mr0_SPECSIG"); pterms["FB1_18_1"]=new Array("/nPOR","/cntC8Mr1_SPECSIG","cntC8Mr0_SPECSIG");

2
cpld/XC95144XL/WarpSE_html/fit/summary.htm
View File

@ -30,7 +30,7 @@
<tr> <tr>
<td width="40%"> <b>Date</b> <td width="40%"> <b>Date</b>
</td> </td>
<td width="60%"> 10-12-2024, 1:51AM</td> <td width="60%"> 10-12-2024, 1:57AM</td>
</tr> </tr>
</table></span><br><span id="sumres" class="pgRef"><h5 align="center">RESOURCES SUMMARY</h5> </table></span><br><span id="sumres" class="pgRef"><h5 align="center">RESOURCES SUMMARY</h5>
<table align="center" width="90%" border="1" cellspacing="0" cellpadding="0"> <table align="center" width="90%" border="1" cellspacing="0" cellpadding="0">

4
cpld/XC95144XL/WarpSE_html/tim/timing_report.htm
View File

@ -27,7 +27,7 @@
<TD WIDTH="65%" CLASS="cpldta_text_normal"><A HREF="Javascript:popWin('http://www.xilinx.com/literature/index.htm','800','800','test');">XC95144XL</A>, -10 (3.0)</TD> <TD WIDTH="65%" CLASS="cpldta_text_normal"><A HREF="Javascript:popWin('http://www.xilinx.com/literature/index.htm','800','800','test');">XC95144XL</A>, -10 (3.0)</TD>
</TR> </TR>
<TR> <TR>
<TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Date Created</B></TD> <TD WIDTH="65%" CLASS="cpldta_text_normal">Sat Oct 12 01:51:49 2024 <TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Date Created</B></TD> <TD WIDTH="65%" CLASS="cpldta_text_normal">Sat Oct 12 01:57:39 2024
</TD> </TD>
</TR> </TR>
<TR> <TR>
@ -3882,7 +3882,7 @@ function AUTO_TS_F2P_BACTr_Q_to_nDinOE() {
<SPAN CLASS="cpldta_text_normal">809</SPAN> <SPAN CLASS="cpldta_text_normal">809</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Number of Timing errors:</B></SPAN> <BR><SPAN CLASS="cpldta_text_normal_bold"><B>Number of Timing errors:</B></SPAN>
<SPAN CLASS="cpldta_text_normal">809</SPAN> <SPAN CLASS="cpldta_text_normal">809</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Analysis Completed:</B></SPAN> <SPAN CLASS="cpldta_text_normal">Sat Oct 12 01:51:49 2024 <BR><SPAN CLASS="cpldta_text_normal_bold"><B>Analysis Completed:</B></SPAN> <SPAN CLASS="cpldta_text_normal">Sat Oct 12 01:57:39 2024
</SPAN> </SPAN>
<HR> <HR>
</HTML> </HTML>

2
cpld/XC95144XL/WarpSE_ngdbuild.xrpt
View File

@ -5,7 +5,7 @@
The structure and the elements are likely to change over the next few releases. The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.--> This means code written to parse this file will need to be revisited each subsequent release.-->
<application stringID="NgdBuild" timeStamp="Sat Oct 12 01:51:27 2024"> <application stringID="NgdBuild" timeStamp="Sat Oct 12 01:57:18 2024">
<section stringID="User_Env"> <section stringID="User_Env">
<table stringID="User_EnvVar"> <table stringID="User_EnvVar">
<column stringID="variable"/> <column stringID="variable"/>

2
cpld/XC95144XL/WarpSE_pad.csv
View File

@ -1,7 +1,7 @@
Release 8.1i - Fit P.20131013 Release 8.1i - Fit P.20131013
Copyright(c) 1995-2003 Xilinx Inc. All rights reserved Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
10-12-2024 1:51AM 10-12-2024 1:57AM
NOTE: This file is designed to be imported into a spreadsheet program NOTE: This file is designed to be imported into a spreadsheet program
such as Microsoft Excel for viewing, printing and sorting. The comma ',' such as Microsoft Excel for viewing, printing and sorting. The comma ','

1 Release 8.1i - Fit P.20131013
2 Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
3 10-12-2024 1:51AM 10-12-2024 1:57AM
4 NOTE: This file is designed to be imported into a spreadsheet program
5 such as Microsoft Excel for viewing, printing and sorting. The comma ','
6 character is used as the data field separator.
7 This file is also designed to support parsing.

10
cpld/XC95144XL/WarpSE_summary.html
View File

@ -2,7 +2,7 @@
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>WarpSE Project Status (10/12/2024 - 01:54:10)</B></TD></TR> <TD ALIGN=CENTER COLSPAN='4'><B>WarpSE Project Status (10/12/2024 - 01:57:51)</B></TD></TR>
<TR ALIGN=LEFT> <TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD> <TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>WarpSE.xise</TD> <TD>WarpSE.xise</TD>
@ -65,9 +65,9 @@ System Settings</A>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD> <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR> <TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat Oct 12 01:51:22 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/xst.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat Oct 12 01:57:12 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/xst.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat Oct 12 01:51:27 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sat Oct 12 01:57:18 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.rpt'>CPLD Fitter Report (Text)</A></TD><TD>Current</TD><TD>Sat Oct 12 01:51:41 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Warning'>8 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Info'>3 Infos (3 new)</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.rpt'>CPLD Fitter Report (Text)</A></TD><TD>Current</TD><TD>Sat Oct 12 01:57:31 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Warning'>8 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Info'>3 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR> <TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE> </TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> &nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
@ -77,5 +77,5 @@ System Settings</A>
</TABLE> </TABLE>
<br><center><b>Date Generated:</b> 10/12/2024 - 01:54:10</center> <br><center><b>Date Generated:</b> 10/12/2024 - 01:57:51</center>
</BODY></HTML> </BODY></HTML>

2
cpld/XC95144XL/WarpSE_xst.xrpt
View File

@ -5,7 +5,7 @@
The structure and the elements are likely to change over the next few releases. The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.--> This means code written to parse this file will need to be revisited each subsequent release.-->
<application stringID="Xst" timeStamp="Sat Oct 12 01:51:17 2024"> <application stringID="Xst" timeStamp="Sat Oct 12 01:57:07 2024">
<section stringID="User_Env"> <section stringID="User_Env">
<table stringID="User_EnvVar"> <table stringID="User_EnvVar">
<column stringID="variable"/> <column stringID="variable"/>

2
cpld/XC95144XL/_impactbatch.log
View File

@ -1,6 +1,6 @@
iMPACT Version: Oct 13 2013 10:22:21 iMPACT Version: Oct 13 2013 10:22:21
iMPACT log file Started on Sat Oct 12 00:03:41 2024 iMPACT log file Started on Sat Oct 12 01:57:52 2024
Preference Table Preference Table
Name Setting Name Setting

2
cpld/XC95144XL/_ngo/netlist.lst
View File

@ -1,2 +1,2 @@
C:\Users\GWolf\Documents\GitHub\WarpSE\cpld\XC95144XL\WarpSE.ngc 1728712282 C:\Users\GWolf\Documents\GitHub\WarpSE\cpld\XC95144XL\WarpSE.ngc 1728712632
OK OK

21
cpld/XC95144XL/_xmsgs/pn_parser.xmsgs
View File

@ -8,8 +8,29 @@
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --> <!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
<messages> <messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/CNT.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/CS.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/FSB.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/IOBM.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/IOBS.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/RAM.v&quot; into library work</arg>
</msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/SET.v&quot; into library work</arg> <msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/SET.v&quot; into library work</arg>
</msg> </msg>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/WarpSE.v&quot; into library work</arg>
</msg>
</messages> </messages>

2
cpld/XC95144XL/iseconfig/WarpSE.xreport
View File

@ -1,7 +1,7 @@
<?xml version='1.0' encoding='UTF-8'?> <?xml version='1.0' encoding='UTF-8'?>
<report-views version="2.0" > <report-views version="2.0" >
<header> <header>
<DateModified>2024-10-12T01:50:57</DateModified> <DateModified>2024-10-12T01:57:02</DateModified>
<ModuleName>WarpSE</ModuleName> <ModuleName>WarpSE</ModuleName>
<SummaryTimeStamp>2024-10-09T06:57:43</SummaryTimeStamp> <SummaryTimeStamp>2024-10-09T06:57:43</SummaryTimeStamp>
<SavedFilePath>C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/iseconfig/WarpSE.xreport</SavedFilePath> <SavedFilePath>C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/iseconfig/WarpSE.xreport</SavedFilePath>

4
cpld/XC95144XL/usage_statistics_webtalk.html
View File

@ -17,7 +17,7 @@
</TR> </TR>
<TR ALIGN=LEFT> <TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project ID (random number)</B></TD> <TD BGCOLOR='#FFFF99'><B>Project ID (random number)</B></TD>
<TD><xtag-property name="RandomID">b3a7c111c3094ca7bbfba225dd37199f</xtag-property>.<xtag-property name="ProjectID">dacbbe51e7c44093aa2465d475a24c75</xtag-property>.<xtag-property name="ProjectIteration">1</xtag-property></TD> <TD><xtag-property name="RandomID">b3a7c111c3094ca7bbfba225dd37199f</xtag-property>.<xtag-property name="ProjectID">2d02e658a8734b7ebe3dc457d95263dd</xtag-property>.<xtag-property name="ProjectIteration">1</xtag-property></TD>
<TD BGCOLOR='#FFFF99'><B>Target Package:</B></TD> <TD BGCOLOR='#FFFF99'><B>Target Package:</B></TD>
<TD><xtag-property name="TargetPackage"></xtag-property></TD> <TD><xtag-property name="TargetPackage"></xtag-property></TD>
</TR> </TR>
@ -29,7 +29,7 @@
</TR> </TR>
<TR ALIGN=LEFT> <TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Date Generated</B></TD> <TD BGCOLOR='#FFFF99'><B>Date Generated</B></TD>
<TD><xtag-property name="Date Generated">2024-10-12T01:55:02</xtag-property></TD> <TD><xtag-property name="Date Generated">2024-10-12T01:58:13</xtag-property></TD>
<TD BGCOLOR='#FFFF99'><B>Tool Flow</B></TD> <TD BGCOLOR='#FFFF99'><B>Tool Flow</B></TD>
<TD><xtag-property name="ToolFlow">IMPACT</xtag-property></TD> <TD><xtag-property name="ToolFlow">IMPACT</xtag-property></TD>
</TR> </TR>

2
cpld/XC95144XL/webtalk.log
View File

@ -3,7 +3,7 @@ Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
Project Information Project Information
-------------------- --------------------
ProjectID=dacbbe51e7c44093aa2465d475a24c75 ProjectID=2d02e658a8734b7ebe3dc457d95263dd
ProjectIteration=1 ProjectIteration=1
WebTalk Summary WebTalk Summary

4
cpld/XC95144XL/webtalk_impact.xml
View File

@ -3,9 +3,9 @@
<!--The data in this file is primarily intended for consumption by Xilinx tools. <!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases. The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.--> This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="impact" timeStamp="Sat Oct 12 01:55:02 2024"> <application name="impact" timeStamp="Sat Oct 12 01:58:13 2024">
<section name="Project Information" visible="false"> <section name="Project Information" visible="false">
<property name="ProjectID" value="dacbbe51e7c44093aa2465d475a24c75"/> <property name="ProjectID" value="2d02e658a8734b7ebe3dc457d95263dd"/>
<property name="ProjectIteration" value="1"/> <property name="ProjectIteration" value="1"/>
</section> </section>
<section name="iMPACT Project Info" visible="true"> <section name="iMPACT Project Info" visible="true">

2
cpld/XC95144XL/webtalk_pn.xml
View File

@ -3,7 +3,7 @@
<!--The data in this file is primarily intended for consumption by Xilinx tools. <!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases. The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.--> This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Sat Oct 12 01:51:16 2024"> <application name="pn" timeStamp="Sat Oct 12 01:57:07 2024">
<section name="Project Information" visible="false"> <section name="Project Information" visible="false">
<property name="ProjectID" value="B70E14F6F6B943E9BF9FD5113EA04D70" type="project"/> <property name="ProjectID" value="B70E14F6F6B943E9BF9FD5113EA04D70" type="project"/>
<property name="ProjectIteration" value="0" type="project"/> <property name="ProjectIteration" value="0" type="project"/>

16
cpld/XC95144XL/xst/work/hdllib.ref
View File

@ -1,8 +1,8 @@
MO CNT NULL ../CNT.v vlg65/_c_n_t.bin 1728712277 MO CNT NULL ../CNT.v vlg65/_c_n_t.bin 1728712628
MO CS NULL ../CS.v vlg22/_c_s.bin 1728712277 MO CS NULL ../CS.v vlg22/_c_s.bin 1728712628
MO FSB NULL ../FSB.v vlg37/_f_s_b.bin 1728712277 MO FSB NULL ../FSB.v vlg37/_f_s_b.bin 1728712628
MO IOBM NULL ../IOBM.v vlg73/_i_o_b_m.bin 1728712277 MO IOBM NULL ../IOBM.v vlg73/_i_o_b_m.bin 1728712628
MO WarpSE NULL ../WarpSE.v vlg52/_warp_s_e.bin 1728712277 MO WarpSE NULL ../WarpSE.v vlg52/_warp_s_e.bin 1728712628
MO IOBS NULL ../IOBS.v vlg79/_i_o_b_s.bin 1728712277 MO IOBS NULL ../IOBS.v vlg79/_i_o_b_s.bin 1728712628
MO RAM NULL ../RAM.v vlg14/_r_a_m.bin 1728712277 MO RAM NULL ../RAM.v vlg14/_r_a_m.bin 1728712628
MO SET NULL ../SET.v vlg48/_s_e_t.bin 1728712277 MO SET NULL ../SET.v vlg48/_s_e_t.bin 1728712628

BIN
cpld/XC95144XL/xst/work/vlg14/_r_a_m.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg22/_c_s.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg37/_f_s_b.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg48/_s_e_t.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg52/_warp_s_e.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg65/_c_n_t.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg73/_i_o_b_m.bin
View File

Binary file not shown.

BIN
cpld/XC95144XL/xst/work/vlg79/_i_o_b_s.bin
View File

Binary file not shown.