0.7a-35us-noclockgate compiled

This commit is contained in:
Zane Kaminski 2024-10-11 23:51:17 -04:00
parent 2ec96aac2e
commit b626c9decf
43 changed files with 8244 additions and 3074 deletions

View File

@ -17,7 +17,7 @@ module SET(
always @(posedge CLK) begin
if (!nPOR) begin
SlowTimeout[3:0] <= 4'hF;
SlowTimeout[3:0] <= 4'h3;
SlowIACK <= 1;
SlowVIA <= 1;
SlowIWM <= 1;

File diff suppressed because it is too large Load Diff

View File

@ -30,7 +30,7 @@ NGDBUILD Design Results Summary:
Number of errors: 0
Number of warnings: 0
Total memory usage is 154688 kilobytes
Total memory usage is 154432 kilobytes
Writing NGD file "WarpSE.ngd" ...
Total REAL time to NGDBUILD completion: 3 sec

View File

@ -1276,3 +1276,10 @@ XSLTProcess WarpSE_build.xml
tsim -intstyle ise WarpSE WarpSE.nga
taengine -intstyle ise -f WarpSE -w --format html1 -l WarpSE_html/tim/timing_report.htm
hprep6 -s IEEE1149 -n WarpSE -i WarpSE
xst -intstyle ise -ifn "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/WarpSE.xst" -ofn "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/WarpSE.syr"
ngdbuild -intstyle ise -dd _ngo -uc C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/WarpSE-XC95144XL.ucf -p xc95144xl-TQ100-10 WarpSE.ngc WarpSE.ngd
cpldfit -intstyle ise -p xc95144xl-10-TQ100 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper WarpSE.ngd
XSLTProcess WarpSE_build.xml
tsim -intstyle ise WarpSE WarpSE.nga
taengine -intstyle ise -f WarpSE -w --format html1 -l WarpSE_html/tim/timing_report.htm
hprep6 -s IEEE1149 -n WarpSE -i WarpSE

View File

@ -70,7 +70,7 @@
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1728704689" xil_pn:in_ck="1680431259208978880" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-827049739915084467" xil_pn:start_ts="1728704681">
<transform xil_pn:end_ts="1728704910" xil_pn:in_ck="1680431259208978880" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-827049739915084467" xil_pn:start_ts="1728704903">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="WarningsGenerated"/>
<status xil_pn:value="ReadyToRun"/>
@ -90,7 +90,7 @@
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1728704695" xil_pn:in_ck="814020912342028692" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1893441463969615248" xil_pn:start_ts="1728704689">
<transform xil_pn:end_ts="1728704916" xil_pn:in_ck="814020912342028692" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1893441463969615248" xil_pn:start_ts="1728704910">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="WarpSE.bld"/>
@ -99,7 +99,7 @@
<outfile xil_pn:name="_ngo"/>
<outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
</transform>
<transform xil_pn:end_ts="1728704714" xil_pn:in_ck="4179227257693753" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="3294015560432670715" xil_pn:start_ts="1728704695">
<transform xil_pn:end_ts="1728704941" xil_pn:in_ck="4179227257693753" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="3294015560432670715" xil_pn:start_ts="1728704916">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="WarningsGenerated"/>
<status xil_pn:value="ReadyToRun"/>
@ -119,12 +119,12 @@
<outfile xil_pn:name="WarpSE_html"/>
<outfile xil_pn:name="WarpSE_pad.csv"/>
</transform>
<transform xil_pn:end_ts="1728704746" xil_pn:in_ck="4179227257702617" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1728704744">
<transform xil_pn:end_ts="1728704947" xil_pn:in_ck="4179227257702617" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1728704945">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="WarpSE.jed"/>
</transform>
<transform xil_pn:end_ts="1728704746" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-207801193714804843" xil_pn:start_ts="1728704746">
<transform xil_pn:end_ts="1728704947" xil_pn:in_ck="4179227257689331" xil_pn:name="TRAN_impactProgrammingTool_CPLD" xil_pn:prop_ck="-207801193714804843" xil_pn:start_ts="1728704947">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="_impactbatch.log"/>
@ -140,7 +140,7 @@
<outfile xil_pn:name="_impactbatch.log"/>
<outfile xil_pn:name="ise_impact.cmd"/>
</transform>
<transform xil_pn:end_ts="1728704716" xil_pn:in_ck="4179227257702617" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1728704714">
<transform xil_pn:end_ts="1728704943" xil_pn:in_ck="4179227257702617" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1728704941">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>

View File

@ -1,5 +1,5 @@
Programmer Jedec Bit Map
Date Extracted: Fri Oct 11 23:45:45 2024
Date Extracted: Fri Oct 11 23:49:06 2024
QF93312*
QP100*
@ -422,8 +422,8 @@ L0018912 000000 000000 000000 000000 000000 000000 000000 000000*
L0018960 000000 000000 000000 000000 000000 000000 000000 000000*
L0019008 00000011 00000000 00000000 00000001 00000000 00000001 00000010 00000000*
L0019072 00000001 00000000 00000010 00000011 00000010 00000000 00000000 00000000*
L0019136 00000001 00000000 00000000 00000001 00000000 00000010 00000011 00000000*
L0019200 00000001 00000000 00000000 00000001 00000000 00000010 00000000 00000010*
L0019136 00000001 00000000 00000000 00000000 00000000 00000010 00000011 00000000*
L0019200 00000001 00000000 00000000 00000000 00000000 00000010 00000000 00000010*
L0019264 00000001 00000000 00000000 00000010 00000010 00000001 00000000 00000010*
L0019328 00000001 00000000 00000001 00000011 00000010 00000010 00000000 00000010*
L0019392 00000001 00000000 00000001 00000010 00000000 00000001 00000001 00000000*
@ -431,7 +431,7 @@ L0019456 00000000 00000000 00000001 00000000 00000001 00000011 00000000 00000010
L0019520 00000000 00000000 00000001 00000000 00000000 00000000 00000000 00000000*
L0019584 000000 000000 000000 000000 000000 000000 000000 000000*
L0019632 000000 001000 000000 000000 000000 100000 000000 000100*
L0019680 000000 000000 000000 000100 000000 100000 000000 000000*
L0019680 000000 000000 000000 000000 000000 100000 000000 000000*
L0019728 000000 000000 000000 000000 000000 000000 000000 000000*
L0019776 000000 000000 000000 000000 000000 000000 000000 000000*
L0019824 000000 000000 000000 000000 000000 000000 000000 000000*
@ -446,12 +446,12 @@ L0020320 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001
L0020384 00000000 00000000 00000010 00000000 00000000 00000011 00000000 00000010*
L0020448 000000 000000 000000 000000 000000 000000 000000 000000*
L0020496 000000 000000 000000 000000 000000 000000 000000 000000*
L0020544 000000 000000 000000 000000 000001 000000 000000 000100*
L0020544 000000 000000 000000 000100 000001 000000 000000 000100*
L0020592 000000 000000 000000 000000 000001 000000 000000 000100*
L0020640 000000 000000 000000 000000 000001 000000 000000 000000*
L0020688 000000 000000 000000 000000 000001 000000 000000 000000*
L0020736 00000000 00000000 00000000 00000000 00000000 00000000 00000011 00000010*
L0020800 00000000 00000000 00000000 00001000 00000000 00000000 00000000 00000010*
L0020800 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000010*
L0020864 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0020928 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0020992 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000001*
@ -466,7 +466,7 @@ L0021456 000000 000000 000000 000000 000000 000000 000000 000000*
L0021504 000000 000000 000000 000000 000000 000000 000000 100000*
L0021552 000000 000000 000000 000000 000000 000000 000000 000000*
L0021600 00000000 00000000 10000001 00000000 00000000 00001010 00000000 00000000*
L0021664 00000000 00000000 00000000 00000000 00000000 00001000 00000011 00000010*
L0021664 00000000 00000000 00000000 00001000 00000000 00001000 00000011 00000010*
L0021728 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000010*
L0021792 00000000 00000000 00000000 00000000 00000000 00001000 00000000 00000000*
L0021856 00000000 00000000 00000000 00000000 10000000 00000000 00000000 00000000*
@ -1020,7 +1020,7 @@ L0053376 000000 000000 000000 000000 000000 000000 000000 000000*
L0053424 000000 000000 000000 010000 000000 000000 000000 100000*
L0053472 000000 000000 000000 000000 000000 000000 000000 000000*
L0053520 000000 000000 000000 000000 000000 000000 000000 000000*
L0053568 00000010 00000000 00000010 00001010 00000001 00000000 00000000 00000000*
L0053568 00000010 00000000 00000010 00000010 00000001 00000000 00000000 00000000*
L0053632 00000000 00000010 00000001 00000000 00000001 00000010 00000001 00000010*
L0053696 00000000 00000010 00000001 00000010 00000000 00000010 00000011 00000000*
L0053760 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
@ -1035,7 +1035,7 @@ L0054240 000000 000000 000000 000000 000000 000000 000000 000000*
L0054288 000000 000000 000000 000000 000000 000000 000000 000000*
L0054336 000000 000000 000000 000000 000001 000000 000000 000000*
L0054384 000000 000000 000000 000000 000001 000000 000000 000000*
L0054432 00000000 00000001 00000010 00000010 00000001 00000000 00000001 00000011*
L0054432 00000000 00000001 00000010 00001010 00000001 00000000 00000001 00000011*
L0054496 00000000 00000001 00000000 00000010 00000001 00000001 00000011 00000001*
L0054560 00000001 00000000 00000000 00000010 00000000 00000011 00000010 00000011*
L0054624 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
@ -1240,7 +1240,7 @@ L0066048 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
L0066112 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000*
L0066176 00000000 00000000 00000000 00000000 00000000 00000000 00001000 00000000*
L0066240 000000 000000 000000 000000 000000 000000 000010 000000*
L0066288 000000 000000 000000 000100 000000 000000 000000 000000*
L0066288 000000 000000 000000 000000 000000 000000 000000 000000*
L0066336 000000 000000 000000 000000 000000 000000 000000 000000*
L0066384 000000 000000 000000 000000 000000 000000 000000 000000*
L0066432 000000 000000 000000 000000 000000 000000 000000 000000*
@ -1255,7 +1255,7 @@ L0066912 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
L0066976 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0067040 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000*
L0067104 000000 000000 000000 000000 000000 000000 000000 000000*
L0067152 000000 000000 000000 000000 000000 000000 000000 000000*
L0067152 000000 000000 000000 000100 000000 000000 000000 000000*
L0067200 000000 000000 000000 000000 000000 000000 000000 000000*
L0067248 000000 000000 000000 000000 000000 000000 000000 000000*
L0067296 000000 000000 000000 000000 000000 000000 000000 000000*
@ -1710,5 +1710,5 @@ L0093120 000000 000000 000000 000000 000000 000010 010000 000000*
L0093168 000000 000000 000000 000000 000001 000000 000000 000000*
L0093216 000000 000000 000000 000000 000000 000000 000000 000000*
L0093264 000000 000000 000001 000000 000001 000000 000000 000000*
C4BF6*
29E9
C4AF6*
29E6

View File

@ -671,8 +671,8 @@ INPUTS | 4 | nPOR | SlowTimeout<2> | set/SetWRr | A_FSB<10>
INPUTMC | 3 | 0 | 17 | 3 | 12 | 6 | 3
INPUTP | 1 | 13
EQ | 3 |
!SlowTimeout<2>.D = !A_FSB<10> & nPOR & set/SetWRr
# nPOR & !SlowTimeout<2> & !set/SetWRr;
SlowTimeout<2>.D = A_FSB<10> & nPOR & set/SetWRr
# nPOR & SlowTimeout<2> & !set/SetWRr;
SlowTimeout<2>.CLK = FCLK; // GCK
GLOBALS | 1 | 2 | FCLK
@ -683,8 +683,8 @@ INPUTS | 4 | nPOR | SlowTimeout<3> | set/SetWRr | A_FSB<11>
INPUTMC | 3 | 0 | 17 | 3 | 11 | 6 | 3
INPUTP | 1 | 15
EQ | 3 |
!SlowTimeout<3>.D = !A_FSB<11> & nPOR & set/SetWRr
# nPOR & !SlowTimeout<3> & !set/SetWRr;
SlowTimeout<3>.D = A_FSB<11> & nPOR & set/SetWRr
# nPOR & SlowTimeout<3> & !set/SetWRr;
SlowTimeout<3>.CLK = FCLK; // GCK
GLOBALS | 1 | 2 | FCLK

File diff suppressed because one or more lines are too long

File diff suppressed because one or more lines are too long

File diff suppressed because one or more lines are too long

File diff suppressed because one or more lines are too long

View File

@ -1,7 +1,7 @@
Release 8.1i - Fit P.20131013
Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
10-11-2024 11:45PM
10-11-2024 11:48PM
NOTE: This file is designed to be imported into a spreadsheet program
such as Microsoft Excel for viewing, printing and sorting. The pipe '|'

View File

@ -1,7 +1,7 @@
cpldfit: version P.20131013 Xilinx Inc.
Fitter Report
Design Name: WarpSE Date: 10-11-2024, 11:45PM
Design Name: WarpSE Date: 10-11-2024, 11:48PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful
@ -1014,12 +1014,12 @@ SlowTimeout_D(1) <= ((nPOR AND NOT SlowTimeout(1) AND NOT set/SetWRr)
OR (nPOR AND NOT A_FSB(9) AND set/SetWRr));
FDCPE_SlowTimeout2: FDCPE port map (SlowTimeout(2),SlowTimeout_D(2),FCLK,'0','0');
SlowTimeout_D(2) <= ((NOT A_FSB(10) AND nPOR AND set/SetWRr)
OR (nPOR AND NOT SlowTimeout(2) AND NOT set/SetWRr));
SlowTimeout_D(2) <= ((A_FSB(10) AND nPOR AND set/SetWRr)
OR (nPOR AND SlowTimeout(2) AND NOT set/SetWRr));
FDCPE_SlowTimeout3: FDCPE port map (SlowTimeout(3),SlowTimeout_D(3),FCLK,'0','0');
SlowTimeout_D(3) <= ((NOT A_FSB(11) AND nPOR AND set/SetWRr)
OR (nPOR AND NOT SlowTimeout(3) AND NOT set/SetWRr));
SlowTimeout_D(3) <= ((A_FSB(11) AND nPOR AND set/SetWRr)
OR (nPOR AND SlowTimeout(3) AND NOT set/SetWRr));
FDCPE_SlowVIA: FDCPE port map (SlowVIA,SlowVIA_D,FCLK,'0','0');
SlowVIA_D <= ((nPOR AND NOT SlowVIA AND NOT set/SetWRr)

View File

@ -10,7 +10,7 @@ Total CPU time to Xst completion: 0.11 secs
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
Total CPU time to Xst completion: 0.12 secs
--> Reading design: WarpSE.prj
@ -446,15 +446,15 @@ Design Statistics
# IOs : 80
Cell Usage :
# BELS : 690
# AND2 : 210
# BELS : 688
# AND2 : 212
# AND3 : 26
# AND4 : 13
# AND5 : 3
# AND8 : 2
# GND : 7
# INV : 277
# OR2 : 115
# INV : 275
# OR2 : 113
# OR3 : 10
# OR4 : 4
# OR5 : 1
@ -473,12 +473,12 @@ Cell Usage :
=========================================================================
Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.53 secs
Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.02 secs
-->
Total memory usage is 262880 kilobytes
Total memory usage is 263456 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 3 ( 0 filtered)

File diff suppressed because it is too large Load Diff

File diff suppressed because one or more lines are too long

Binary file not shown.

View File

@ -3,7 +3,7 @@
cpldfit: version P.20131013 Xilinx Inc.
Fitter Report
Design Name: WarpSE Date: 10-11-2024, 11:45PM
Design Name: WarpSE Date: 10-11-2024, 11:48PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful
@ -1016,12 +1016,12 @@ SlowTimeout_D(1) <= ((nPOR AND NOT SlowTimeout(1) AND NOT set/SetWRr)
OR (nPOR AND NOT A_FSB(9) AND set/SetWRr));
FDCPE_SlowTimeout2: FDCPE port map (SlowTimeout(2),SlowTimeout_D(2),FCLK,'0','0');
SlowTimeout_D(2) <= ((NOT A_FSB(10) AND nPOR AND set/SetWRr)
OR (nPOR AND NOT SlowTimeout(2) AND NOT set/SetWRr));
SlowTimeout_D(2) <= ((A_FSB(10) AND nPOR AND set/SetWRr)
OR (nPOR AND SlowTimeout(2) AND NOT set/SetWRr));
FDCPE_SlowTimeout3: FDCPE port map (SlowTimeout(3),SlowTimeout_D(3),FCLK,'0','0');
SlowTimeout_D(3) <= ((NOT A_FSB(11) AND nPOR AND set/SetWRr)
OR (nPOR AND NOT SlowTimeout(3) AND NOT set/SetWRr));
SlowTimeout_D(3) <= ((A_FSB(11) AND nPOR AND set/SetWRr)
OR (nPOR AND SlowTimeout(3) AND NOT set/SetWRr));
FDCPE_SlowVIA: FDCPE port map (SlowVIA,SlowVIA_D,FCLK,'0','0');
SlowVIA_D <= ((nPOR AND NOT SlowVIA AND NOT set/SetWRr)

View File

@ -250,12 +250,12 @@ FDCPE_SlowTimeout1: FDCPE port map (SlowTimeout(1),SlowTimeout_D(1),FCLK,'0','0'
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND NOT A_FSB(9) AND set/SetWRr));
</td></tr><tr><td>
FDCPE_SlowTimeout2: FDCPE port map (SlowTimeout(2),SlowTimeout_D(2),FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowTimeout_D(2) <= ((NOT A_FSB(10) AND nPOR AND set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND NOT SlowTimeout(2) AND NOT set/SetWRr));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowTimeout_D(2) <= ((A_FSB(10) AND nPOR AND set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND SlowTimeout(2) AND NOT set/SetWRr));
</td></tr><tr><td>
FDCPE_SlowTimeout3: FDCPE port map (SlowTimeout(3),SlowTimeout_D(3),FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowTimeout_D(3) <= ((NOT A_FSB(11) AND nPOR AND set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND NOT SlowTimeout(3) AND NOT set/SetWRr));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowTimeout_D(3) <= ((A_FSB(11) AND nPOR AND set/SetWRr)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; OR (nPOR AND SlowTimeout(3) AND NOT set/SetWRr));
</td></tr><tr><td>
FDCPE_SlowVIA: FDCPE port map (SlowVIA,SlowVIA_D,FCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SlowVIA_D <= ((nPOR AND NOT SlowVIA AND NOT set/SetWRr)

View File

@ -4,7 +4,7 @@
var design = "WarpSE";
var device = "XC95144XL";
signals = new Array("ALE0M","ALE0S","ASrf","BACTr","GA22_SPECSIG","GA23_SPECSIG","IOACT","IODONE","IOL0","IONPReady","IOREQ","IORW","IOU0","MCKE","QoSEN","RA0_SPECSIG","RA10_SPECSIG","RA11_SPECSIG","RA1_SPECSIG","RA2_SPECSIG","RA3_SPECSIG","RA4_SPECSIG","RA5_SPECSIG","RA6_SPECSIG","RA7_SPECSIG","RA8_SPECSIG","RA9_SPECSIG","RAMReady","RefReq","RefUrg","RnW_IOB","SlowClockGate","SlowIACK","SlowIWM","SlowSCC","SlowSCSI","SlowSnd","SlowTimeout0_SPECSIG","SlowTimeout1_SPECSIG","SlowTimeout2_SPECSIG","SlowTimeout3_SPECSIG","SlowVIA","cntC8Mr0_SPECSIG","cntC8Mr1_SPECSIG","cntC8Mr2_SPECSIG","cntC8Mr3_SPECSIG","cntEr0_SPECSIG","cntEr1_SPECSIG","cntIS0_SPECSIG","cntIS1_SPECSIG","cntLTimer0_SPECSIG","cntLTimer10_SPECSIG","cntLTimer11_SPECSIG","cntLTimer1_SPECSIG","cntLTimer2_SPECSIG","cntLTimer3_SPECSIG","cntLTimer4_SPECSIG","cntLTimer5_SPECSIG","cntLTimer6_SPECSIG","cntLTimer7_SPECSIG","cntLTimer8_SPECSIG","cntLTimer9_SPECSIG","cntLTimerTick_SPECSIG","cntQS0_SPECSIG","cntQS1_SPECSIG","cntQS2_SPECSIG","cntQS3_SPECSIG","cntQoSCSr_SPECSIG","cntTimer0_SPECSIG","cntTimer1_SPECSIG","cntTimer2_SPECSIG","cntTimer3_SPECSIG","cntTimerTick_SPECSIG","csOverlay_SPECSIG","iobmC8Mr_SPECSIG","iobmDoutOE_SPECSIG","iobmES0_SPECSIG","iobmES1_SPECSIG","iobmES2_SPECSIG","iobmES3_SPECSIG","iobmEr_SPECSIG","iobmIOREQr_SPECSIG","iobmIOS_FSM_FFd1_SPECSIG","iobmIOS_FSM_FFd2_SPECSIG","iobmIOS_FSM_FFd3_SPECSIG","iobmIOS_FSM_FFd4_SPECSIG","iobmIOS_FSM_FFd5_SPECSIG","iobmIOS_FSM_FFd6_SPECSIG","iobmIOS_FSM_FFd7_SPECSIG","iobmVPAr_SPECSIG","iobsClear1_SPECSIG","iobsIOACTr_SPECSIG","iobsIODONEr0_SPECSIG","iobsIODONEr1_SPECSIG","iobsIODONErf_SPECSIG","iobsIOL1_SPECSIG","iobsIORW1_SPECSIG","iobsIOU1_SPECSIG","iobsLoad1_SPECSIG","iobsSent_SPECSIG","iobsTS_FSM_FFd1_SPECSIG","iobsTS_FSM_FFd2_SPECSIG","nADoutLE0","nADoutLE1","nAS_IOB","nAoutOE","nBERR_FSB","nBR_IOB","nBR_IOBout","nCAS","nDTACK_FSB","nDinLE","nDinOE","nDoutOE","nLDS_IOB","nOE","nPOR","nRAMLWE","nRAMUWE","nRAS","nRES","nRESout","nROMOE","nROMWE","nUDS_IOB","nVMA_IOB","nVPA_FSB","ramCASEndEN_SPECSIG","ramRASEL_SPECSIG","ramRASEN_SPECSIG","ramRASrf_SPECSIG","ramRS0_SPECSIG","ramRS1_SPECSIG","ramRS2_SPECSIG","ramRefCAS_SPECSIG","ramRefDone_SPECSIG","setSetWRr_SPECSIG");
sigNegs = new Array("ON","OFF","OFF","ON","OFF","OFF","ON","OFF","OFF","ON","ON","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","ON","ON","ON","ON","ON","ON","ON","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","ON","OFF","ON","ON","ON","OFF","ON","OFF","ON","ON","ON","OFF","OFF","ON","ON","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF");
sigNegs = new Array("ON","OFF","OFF","ON","OFF","OFF","ON","OFF","OFF","ON","ON","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","ON","ON","ON","ON","ON","ON","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","ON","OFF","ON","OFF","OFF","OFF","ON","OFF","ON","ON","ON","OFF","ON","OFF","ON","ON","ON","OFF","OFF","ON","ON","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF");
sigTypes = new Array("D","D","D","D","","","D","D","D","D","D","D","D","D","D","","","","","","","","","","","","","D","D","D","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","T","T","T","T","T","T","T","T","T","T","T","T","D","D","D","T","D","D","T","T","T","T","D","T","D","D","T","D","T","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","D","T","D","D","","D","D","D","T","","D","D","D","D","","","D","D","T","","","","","D","","","D","T","D","D","D","D","D","D","T","T","D","D","D");
@ -460,13 +460,13 @@
pterms["FB4_11_2"]=new Array("nAS_FSB");
pterms["FB4_12_1"]=new Array("/A_FSB11_SPECSIG","nPOR","setSetWRr_SPECSIG");
pterms["FB4_12_1"]=new Array("A_FSB11_SPECSIG","nPOR","setSetWRr_SPECSIG");
pterms["FB4_12_2"]=new Array("nPOR","/SlowTimeout3_SPECSIG","/setSetWRr_SPECSIG");
pterms["FB4_12_2"]=new Array("nPOR","SlowTimeout3_SPECSIG","/setSetWRr_SPECSIG");
pterms["FB4_13_1"]=new Array("/A_FSB10_SPECSIG","nPOR","setSetWRr_SPECSIG");
pterms["FB4_13_1"]=new Array("A_FSB10_SPECSIG","nPOR","setSetWRr_SPECSIG");
pterms["FB4_13_2"]=new Array("nPOR","/SlowTimeout2_SPECSIG","/setSetWRr_SPECSIG");
pterms["FB4_13_2"]=new Array("nPOR","SlowTimeout2_SPECSIG","/setSetWRr_SPECSIG");
pterms["FB4_14_1"]=new Array("/cntTimer1_SPECSIG","/cntTimer2_SPECSIG","cntTimer3_SPECSIG");

View File

@ -30,7 +30,7 @@
<tr>
<td width="40%"> <b>Date</b>
</td>
<td width="60%"> 10-11-2024, 11:45PM</td>
<td width="60%"> 10-11-2024, 11:48PM</td>
</tr>
</table></span><br><span id="sumres" class="pgRef"><h5 align="center">RESOURCES SUMMARY</h5>
<table align="center" width="90%" border="1" cellspacing="0" cellpadding="0">

View File

@ -27,7 +27,7 @@
<TD WIDTH="65%" CLASS="cpldta_text_normal"><A HREF="Javascript:popWin('http://www.xilinx.com/literature/index.htm','800','800','test');">XC95144XL</A>, -10 (3.0)</TD>
</TR>
<TR>
<TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Date Created</B></TD> <TD WIDTH="65%" CLASS="cpldta_text_normal">Fri Oct 11 23:45:15 2024
<TD WIDTH="35%" CLASS="cpldta_text_normal_bold"><B>Date Created</B></TD> <TD WIDTH="65%" CLASS="cpldta_text_normal">Fri Oct 11 23:49:02 2024
</TD>
</TR>
<TR>
@ -3882,7 +3882,7 @@ function AUTO_TS_F2P_BACTr_Q_to_nDinOE() {
<SPAN CLASS="cpldta_text_normal">809</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Number of Timing errors:</B></SPAN>
<SPAN CLASS="cpldta_text_normal">809</SPAN>
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Analysis Completed:</B></SPAN> <SPAN CLASS="cpldta_text_normal">Fri Oct 11 23:45:15 2024
<BR><SPAN CLASS="cpldta_text_normal_bold"><B>Analysis Completed:</B></SPAN> <SPAN CLASS="cpldta_text_normal">Fri Oct 11 23:49:02 2024
</SPAN>
<HR>
</HTML>

View File

@ -5,7 +5,7 @@
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application stringID="NgdBuild" timeStamp="Fri Oct 11 23:44:54 2024">
<application stringID="NgdBuild" timeStamp="Fri Oct 11 23:48:35 2024">
<section stringID="User_Env">
<table stringID="User_EnvVar">
<column stringID="variable"/>
@ -66,7 +66,7 @@
<item dataType="int" stringID="NGDBUILD_NUM_INFOS" value="0"/>
</section>
<section stringID="NGDBUILD_PRE_UNISIM_SUMMARY">
<item dataType="int" stringID="NGDBUILD_NUM_AND2" value="210"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND2" value="212"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND3" value="26"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND4" value="13"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND5" value="3"/>
@ -76,24 +76,24 @@
<item dataType="int" stringID="NGDBUILD_NUM_FDP" value="4"/>
<item dataType="int" stringID="NGDBUILD_NUM_GND" value="7"/>
<item dataType="int" stringID="NGDBUILD_NUM_IBUF" value="35"/>
<item dataType="int" stringID="NGDBUILD_NUM_INV" value="277"/>
<item dataType="int" stringID="NGDBUILD_NUM_INV" value="275"/>
<item dataType="int" stringID="NGDBUILD_NUM_OBUF" value="31"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR2" value="115"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR2" value="113"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR3" value="10"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR4" value="4"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR5" value="1"/>
<item dataType="int" stringID="NGDBUILD_NUM_XOR2" value="21"/>
</section>
<section stringID="NGDBUILD_POST_UNISIM_SUMMARY">
<item dataType="int" stringID="NGDBUILD_NUM_AND2" value="210"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND2" value="212"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND3" value="26"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND4" value="13"/>
<item dataType="int" stringID="NGDBUILD_NUM_AND5" value="3"/>
<item dataType="int" stringID="NGDBUILD_NUM_GND" value="72"/>
<item dataType="int" stringID="NGDBUILD_NUM_IBUF" value="43"/>
<item dataType="int" stringID="NGDBUILD_NUM_INV" value="277"/>
<item dataType="int" stringID="NGDBUILD_NUM_INV" value="275"/>
<item dataType="int" stringID="NGDBUILD_NUM_OBUF" value="31"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR2" value="115"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR2" value="113"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR3" value="10"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR4" value="4"/>
<item dataType="int" stringID="NGDBUILD_NUM_OR5" value="1"/>

View File

@ -1,7 +1,7 @@
Release 8.1i - Fit P.20131013
Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
10-11-2024 11:45PM
10-11-2024 11:48PM
NOTE: This file is designed to be imported into a spreadsheet program
such as Microsoft Excel for viewing, printing and sorting. The comma ','

1 Release 8.1i - Fit P.20131013
2 Copyright(c) 1995-2003 Xilinx Inc. All rights reserved
3 10-11-2024 11:45PM 10-11-2024 11:48PM
4 NOTE: This file is designed to be imported into a spreadsheet program
5 such as Microsoft Excel for viewing, printing and sorting. The comma ','
6 character is used as the data field separator.
7 This file is also designed to support parsing.

View File

@ -2,7 +2,7 @@
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>WarpSE Project Status (10/11/2024 - 23:45:46)</B></TD></TR>
<TD ALIGN=CENTER COLSPAN='4'><B>WarpSE Project Status (10/11/2024 - 23:49:07)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>WarpSE.xise</TD>
@ -65,9 +65,9 @@ System Settings</A>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Fri Oct 11 23:44:48 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/xst.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.bld'>Translation Report</A></TD><TD>Current</TD><TD>Fri Oct 11 23:44:54 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.rpt'>CPLD Fitter Report (Text)</A></TD><TD>Current</TD><TD>Fri Oct 11 23:45:07 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Warning'>8 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Info'>3 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Fri Oct 11 23:48:29 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/xst.xmsgs?&DataKey=Warning'>3 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.bld'>Translation Report</A></TD><TD>Current</TD><TD>Fri Oct 11 23:48:35 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\WarpSE.rpt'>CPLD Fitter Report (Text)</A></TD><TD>Current</TD><TD>Fri Oct 11 23:48:54 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Warning'>8 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL\_xmsgs/cpldfit.xmsgs?&DataKey=Info'>3 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
@ -77,5 +77,5 @@ System Settings</A>
</TABLE>
<br><center><b>Date Generated:</b> 10/11/2024 - 23:45:46</center>
<br><center><b>Date Generated:</b> 10/11/2024 - 23:49:07</center>
</BODY></HTML>

View File

@ -5,7 +5,7 @@
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application stringID="Xst" timeStamp="Fri Oct 11 23:44:42 2024">
<application stringID="Xst" timeStamp="Fri Oct 11 23:48:24 2024">
<section stringID="User_Env">
<table stringID="User_EnvVar">
<column stringID="variable"/>
@ -118,13 +118,13 @@
<item stringID="XST_IOS" value="80"/>
</section>
<section stringID="XST_CELL_USAGE">
<item dataType="int" stringID="XST_BELS" value="690">
<item dataType="int" stringID="XST_AND2" value="210"/>
<item dataType="int" stringID="XST_BELS" value="688">
<item dataType="int" stringID="XST_AND2" value="212"/>
<item dataType="int" stringID="XST_AND3" value="26"/>
<item dataType="int" stringID="XST_AND4" value="13"/>
<item dataType="int" stringID="XST_GND" value="7"/>
<item dataType="int" stringID="XST_INV" value="277"/>
<item dataType="int" stringID="XST_OR2" value="115"/>
<item dataType="int" stringID="XST_INV" value="275"/>
<item dataType="int" stringID="XST_OR2" value="113"/>
<item dataType="int" stringID="XST_XOR2" value="21"/>
</item>
<item dataType="int" stringID="XST_FLIPFLOPSLATCHES" value="113">

View File

@ -1,2 +1,2 @@
C:\Users\GWolf\Documents\GitHub\WarpSE\cpld\XC95144XL\WarpSE.ngc 1728704688
C:\Users\GWolf\Documents\GitHub\WarpSE\cpld\XC95144XL\WarpSE.ngc 1728704909
OK

View File

@ -63,13 +63,13 @@
<ClosedNode>User Constraints</ClosedNode>
</ClosedNodes>
<SelectedItems>
<SelectedItem></SelectedItem>
<SelectedItem>Manage Configuration Project (iMPACT)</SelectedItem>
</SelectedItems>
<ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
<ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
<ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000e7000000010000000100000000000000000000000064ffffffff000000810000000000000001000000e70000000100000000</ViewHeaderState>
<UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
<CurrentItem></CurrentItem>
<CurrentItem>Manage Configuration Project (iMPACT)</CurrentItem>
</ItemView>
<SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
<CurrentView>Implementation</CurrentView>

View File

@ -1,7 +1,7 @@
<?xml version='1.0' encoding='UTF-8'?>
<report-views version="2.0" >
<header>
<DateModified>2024-10-11T23:44:12</DateModified>
<DateModified>2024-10-11T23:48:11</DateModified>
<ModuleName>WarpSE</ModuleName>
<SummaryTimeStamp>2024-10-09T06:57:43</SummaryTimeStamp>
<SavedFilePath>C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/XC95144XL/iseconfig/WarpSE.xreport</SavedFilePath>

View File

@ -17,7 +17,7 @@
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project ID (random number)</B></TD>
<TD><xtag-property name="RandomID">b3a7c111c3094ca7bbfba225dd37199f</xtag-property>.<xtag-property name="ProjectID">134b317e3b894acd9a0f12f4a71b7ec1</xtag-property>.<xtag-property name="ProjectIteration">1</xtag-property></TD>
<TD><xtag-property name="RandomID">b3a7c111c3094ca7bbfba225dd37199f</xtag-property>.<xtag-property name="ProjectID">8d0e75b5a9d04bc18bf70b25051a3fe9</xtag-property>.<xtag-property name="ProjectIteration">1</xtag-property></TD>
<TD BGCOLOR='#FFFF99'><B>Target Package:</B></TD>
<TD><xtag-property name="TargetPackage"></xtag-property></TD>
</TR>
@ -29,7 +29,7 @@
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Date Generated</B></TD>
<TD><xtag-property name="Date Generated">2024-10-11T23:47:03</xtag-property></TD>
<TD><xtag-property name="Date Generated">2024-10-11T23:50:36</xtag-property></TD>
<TD BGCOLOR='#FFFF99'><B>Tool Flow</B></TD>
<TD><xtag-property name="ToolFlow">IMPACT</xtag-property></TD>
</TR>

View File

@ -3,7 +3,7 @@ Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
Project Information
--------------------
ProjectID=134b317e3b894acd9a0f12f4a71b7ec1
ProjectID=8d0e75b5a9d04bc18bf70b25051a3fe9
ProjectIteration=1
WebTalk Summary

View File

@ -3,9 +3,9 @@
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="impact" timeStamp="Fri Oct 11 23:47:03 2024">
<application name="impact" timeStamp="Fri Oct 11 23:50:36 2024">
<section name="Project Information" visible="false">
<property name="ProjectID" value="134b317e3b894acd9a0f12f4a71b7ec1"/>
<property name="ProjectID" value="8d0e75b5a9d04bc18bf70b25051a3fe9"/>
<property name="ProjectIteration" value="1"/>
</section>
<section name="iMPACT Project Info" visible="true">

View File

@ -3,7 +3,7 @@
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Fri Oct 11 23:44:41 2024">
<application name="pn" timeStamp="Fri Oct 11 23:48:23 2024">
<section name="Project Information" visible="false">
<property name="ProjectID" value="B70E14F6F6B943E9BF9FD5113EA04D70" type="project"/>
<property name="ProjectIteration" value="0" type="project"/>

View File

@ -1,8 +1,8 @@
MO CNT NULL ../CNT.v vlg65/_c_n_t.bin 1728704683
MO CS NULL ../CS.v vlg22/_c_s.bin 1728704683
MO FSB NULL ../FSB.v vlg37/_f_s_b.bin 1728704683
MO IOBM NULL ../IOBM.v vlg73/_i_o_b_m.bin 1728704683
MO WarpSE NULL ../WarpSE.v vlg52/_warp_s_e.bin 1728704683
MO IOBS NULL ../IOBS.v vlg79/_i_o_b_s.bin 1728704683
MO RAM NULL ../RAM.v vlg14/_r_a_m.bin 1728704683
MO SET NULL ../SET.v vlg48/_s_e_t.bin 1728704683
MO CNT NULL ../CNT.v vlg65/_c_n_t.bin 1728704905
MO CS NULL ../CS.v vlg22/_c_s.bin 1728704905
MO FSB NULL ../FSB.v vlg37/_f_s_b.bin 1728704905
MO IOBM NULL ../IOBM.v vlg73/_i_o_b_m.bin 1728704905
MO WarpSE NULL ../WarpSE.v vlg52/_warp_s_e.bin 1728704905
MO IOBS NULL ../IOBS.v vlg79/_i_o_b_s.bin 1728704905
MO RAM NULL ../RAM.v vlg14/_r_a_m.bin 1728704905
MO SET NULL ../SET.v vlg48/_s_e_t.bin 1728704905