Macintosh-HW/Warp-SE
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-SE.git synced 2024-11-22 08:32:09 +00:00
Code Issues Projects Releases Wiki Activity

Reduce refresh urgent period

Browse Source
This commit is contained in:
Zane Kaminski 2023-04-08 04:08:53 -04:00
parent 9a9838a2c2
commit db5d8f86a6
1 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
cpld/CNT.v
View File

@ -2,7 +2,7 @@ module CNT(
/* FSB clock and E clock inputs */ /* FSB clock and E clock inputs */
input CLK, input E, input CLK, input E,
/* Refresh request */ /* Refresh request */
output reg RefReq, output RefUrg, output reg RefReq, output reg RefUrg,
/* Reset, button */ /* Reset, button */
output reg nRESout, input nIPL2, output reg nRESout, input nIPL2,
/* Mac PDS bus master control outputs */ /* Mac PDS bus master control outputs */
@ -16,31 +16,30 @@ module CNT(
/* Timer counts from 0 to 1010 (10) -- 11 states == 14.042 us /* Timer counts from 0 to 1010 (10) -- 11 states == 14.042 us
* Refresh timer sequence * Refresh timer sequence
* | Timer | RefReq | RefUrg | * | Timer | RefReq | RefUrg |
* |------------------------------| * |---------|--------|-----------|
* | 0 0000 | 0 | 0 | * | 0 0000 | 0 | 0 |
* | 1 0001 | 0 | 0 | * | 1 0001 | 1 | 0 |
* | 2 0010 | 1 | 0 | * | 2 0010 | 1 | 0 |
* | 3 0011 | 1 | 0 | * | 3 0011 | 1 | 0 |
* | 4 0100 | 1 | 0 | * | 4 0100 | 1 | 0 |
* | 5 0101 | 1 | 0 | * | 5 0101 | 1 | 0 |
* | 6 0110 | 1 | 0 | * | 6 0110 | 1 | 0 |
* | 7 0111 | 1 | 0 | * | 7 0111 | 1 | 0 |
* | 8 1000 | 1 | 1 | * | 8 1000 | 1 | 0 |
* | 9 1001 | 1 | 1 | * | 9 1001 | 1 | 0 |
* | 10 1010 | 1 | 1 | * | 10 1010 | 1 | 1 |
* back to timer==0 * back to timer==0
*/ */
reg [3:0] Timer = 0; reg [3:0] Timer = 0;
reg TimerTC; wire TimerTC = RefUrg;
always @(posedge CLK) begin always @(posedge CLK) begin
if (EFall) begin if (EFall) begin
if (TimerTC) Timer <= 0; if (TimerTC) Timer <= 0;
else Timer <= Timer+1; else Timer <= Timer+1;
RefReq <= !(Timer==4'h0 || Timer==4'h1); RefUrg <= Timer==9;
TimerTC <= Timer[3:0]==4'h9; RefReq <= !(Timer==10);
end end
end end
assign RefUrg = Timer[3];
/* Long timer counts from 0 to 8191 -- 8192 states == 115.033 ms */ /* Long timer counts from 0 to 8191 -- 8192 states == 115.033 ms */
reg [12:0] LTimer; reg [12:0] LTimer;