Analyzing Verilog file "C:/Users/Wolf/Documents/GitHub/Warp-SE/cpld/RAM.v" into library work