Analyzing Verilog file "C:/Users/GWolf/Documents/GitHub/WarpSE/cpld/SET.v" into library work