mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-22 08:32:09 +00:00
33 lines
953 B
Verilog
33 lines
953 B
Verilog
module FSB(
|
|
/* MC68HC000 interface */
|
|
input FCLK, input nAS, output reg nDTACK, output reg nVPA,
|
|
/* AS cycle detection */
|
|
output reg ASrf, output BACT, output reg BACTr,
|
|
/* Ready inputs */
|
|
input ROMCS,
|
|
input RAMCS, input RAMReady,
|
|
input IOPWCS, input IOPWReady, input IONPReady,
|
|
input QoSEN,
|
|
/* Interrupt acknowledge select */
|
|
input IACKCS);
|
|
|
|
/* AS cycle detection */
|
|
always @(negedge FCLK) begin ASrf <= !nAS; end
|
|
assign BACT = !nAS || ASrf; // BACT - bus active
|
|
always @(posedge FCLK) BACTr <= BACT;
|
|
|
|
/* DTACK/VPA control */
|
|
wire Ready = (RAMCS && !QoSEN && RAMReady && !IOPWCS) ||
|
|
(RAMCS && !QoSEN && RAMReady && IOPWCS && IOPWReady) ||
|
|
(ROMCS && !QoSEN) || (IONPReady);
|
|
always @(posedge FCLK, posedge nAS) begin
|
|
if (nAS) nDTACK <= 1;
|
|
else nDTACK <= !(Ready && !IACKCS);
|
|
end
|
|
always @(posedge FCLK, posedge nAS) begin
|
|
if (nAS) nVPA <= 1;
|
|
else nVPA <= !(Ready && IACKCS);
|
|
end
|
|
|
|
endmodule
|