mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-28 20:52:22 +00:00
88 lines
2.5 KiB
Verilog
88 lines
2.5 KiB
Verilog
module CNT(
|
|
/* C8M clock input */
|
|
input C8M, input E,
|
|
/* Refresh request */
|
|
output reg RefReq, output reg RefUrgent,
|
|
/* Reset, switch, button */
|
|
input [3:1] SW, output reg nRESout, input nIPL2,
|
|
/* Mac PDS bus master control outputs */
|
|
output reg AoutOE, output nAoutOE, output reg nBR_IOB,
|
|
/* Configuration outputs */
|
|
output C20MEN, output C25MEN, output FastROMEN);
|
|
|
|
/* Timer counts from 0 to 1001 (9) -- 10 states == 12.766 us
|
|
* Refresh timer sequence
|
|
* | Timer | RefReq | RefUrgent |
|
|
* |------------------------------|
|
|
* | 0 0000 | 0 | 0 |
|
|
* | 1 0001 | 0 | 0 |
|
|
* | 2 0010 | 0 | 0 |
|
|
* | 3 0011 | 1 | 0 |
|
|
* | 4 0100 | 1 | 0 |
|
|
* | 5 0101 | 1 | 0 |
|
|
* | 6 0110 | 1 | 0 |
|
|
* | 7 0111 | 1 | 1 |
|
|
* | 8 1000 | 1 | 1 |
|
|
* | 9 1001 | 1 | 1 |
|
|
* back to timer==0
|
|
*/
|
|
reg [3:0] Timer = 0;
|
|
reg TimerTC;
|
|
always @(posedge E) begin
|
|
TimerTC <= Timer[3:0]==4'h8;
|
|
if (TimerTC) Timer <= 0;
|
|
else Timer <= Timer+1;
|
|
RefReq <= Timer[3:0]==4'h2 ||
|
|
Timer[3:0]==4'h3 || Timer[3:0]==4'h4 || Timer[3:0]==4'h5 ||
|
|
Timer[3:0]==4'h6 || Timer[3:0]==4'h7 || Timer[3:0]==4'h8;
|
|
RefUrgent <= Timer[3:0]==4'h6 || Timer[3:0]==4'h7 || Timer[3:0]==4'h8;
|
|
end
|
|
|
|
/* Long timer counts from 0 to 8192 -- 8193 states == 104.588 ms */
|
|
reg [13:0] LTimer;
|
|
wire LTimerTC = LTimer[13];
|
|
always @(negedge C8M) begin
|
|
if (TimerTC) begin
|
|
if (LTimerTC) LTimer <= 0;
|
|
else LTimer <= LTimer+1;
|
|
end
|
|
end
|
|
|
|
/* IPL2 synchronizer */
|
|
reg IPL2r; always @(negedge C8M) IPL2r <= !nIPL2;
|
|
|
|
/* Startup sequence control */
|
|
reg [1:0] PORS = 0;
|
|
assign nAoutOE = !AoutOE;
|
|
always @(negedge C8M) begin
|
|
case (PORS)
|
|
0: begin
|
|
AoutOE <= 0; // Tristate PDS address and control
|
|
nRESout <= 0; // Hold reset low
|
|
nBR_IOB <= 0; // Default to request bus
|
|
if (LTimerTC) PORS <= 1;
|
|
end 1: begin
|
|
AoutOE <= 0; // Tristate PDS address and control
|
|
nRESout <= 0; // Hold reset low
|
|
nBR_IOB <= nBR_IOB | IPL2r; // Disable bus request if NMI pressed
|
|
if (LTimerTC && !IPL2r) PORS <= 2;
|
|
end 2: begin
|
|
AoutOE <= 0; // Tristate PDS address and control
|
|
nRESout <= 0; // Hold reset low
|
|
if (LTimerTC) PORS <= 3;
|
|
end 3: begin
|
|
AoutOE <= !nBR_IOB;
|
|
if (LTimerTC) nRESout <= 1; // Wait until LTimerTC to release reset
|
|
PORS <= 3;
|
|
end
|
|
endcase
|
|
end
|
|
|
|
// Enable both oscillators... only mount one
|
|
assign C20MEN = 1;
|
|
assign C25MEN = 1;
|
|
// Enable fast ROM
|
|
assign FastROMEN = 1;
|
|
|
|
endmodule
|