mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-22 08:32:09 +00:00
35 lines
1.0 KiB
Verilog
35 lines
1.0 KiB
Verilog
module FSB(
|
|
/* MC68HC000 interface */
|
|
input FCLK, input nAS, output reg nDTACK, output reg nVPA,
|
|
/* AS cycle detection */
|
|
output BACT, output BACTr_out, output reg WS,
|
|
/* Ready inputs */
|
|
input ROMCS,
|
|
input RAMCS, input RAMReady,
|
|
input IOPWCS, input IOPWReady, input IONPReady,
|
|
input QoSReady,
|
|
/* Interrupt acknowledge select */
|
|
input IACS);
|
|
|
|
/* AS cycle detection */
|
|
reg ASrf = 0;
|
|
reg [3:1] BACTr;
|
|
always @(negedge FCLK) begin ASrf <= !nAS; end
|
|
assign BACT = !nAS || ASrf; // BACT - bus active
|
|
assign BACTr_out = BACTr[1];
|
|
always @(posedge FCLK) BACTr[3:1] <= { BACTr[2:1], BACT };
|
|
always @(posedge FCLK) WS <= BACTr[3:1]==3'b111 && BACT;
|
|
|
|
/* DTACK/VPA control */
|
|
wire Ready = QoSReady && (
|
|
(RAMCS && RAMReady && !IOPWCS) ||
|
|
(RAMCS && RAMReady && IOPWCS && IOPWReady) ||
|
|
(ROMCS) || (IONPReady));
|
|
always @(posedge FCLK) nDTACK <= !(Ready && BACT && !IACS);
|
|
always @(posedge FCLK, posedge nAS) begin
|
|
if (nAS) nVPA <= 1;
|
|
else nVPA <= !(Ready && BACT && IACS);
|
|
end
|
|
|
|
endmodule
|