mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-28 20:52:22 +00:00
27 lines
411 B
Verilog
27 lines
411 B
Verilog
module CFG(
|
|
input [23:20] A,
|
|
inout GA23,
|
|
inout GA22,
|
|
inout GA21,
|
|
inout GA20,
|
|
output SlowdownIOWriteGate,
|
|
input DBG0_ROMWS,
|
|
input DBG1_RAMWS,
|
|
input DBG4_IOWS,
|
|
output ROMWS,
|
|
output RAMWS,
|
|
output IOWS);
|
|
|
|
assign GA23 = A_FSB[23];
|
|
assign GA22 = A_FSB[22];
|
|
assign GA21 = 1'bZ;
|
|
assign GA20 = 1'bZ;
|
|
|
|
assign SlowdownIOWriteGate = 0;
|
|
|
|
assign ROMWS = 0;
|
|
assign RAMWS = 0;
|
|
assign IOWS = 0;
|
|
|
|
endmodule
|