Macintosh-HW/Warp-SE
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-SE.git synced 2024-11-25 13:33:58 +00:00
Code Issues Projects Releases Wiki Activity
947f32f5d6
Warp-SE/cpld/XC95144/MXSE_html/fit/ascii.htm
Zane Kaminski 4cb3b09b75 idk
2022-02-07 00:21:01 -05:00

1752 lines
89 KiB
HTML
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

<html><body>
<pre>
cpldfit: version P.20131013 Xilinx Inc.
Fitter Report
Design Name: MXSE Date: 2- 7-2022, 0:04AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful
************************* Mapped Resource Summary **************************
Macrocells Product Terms Function Block Registers Pins
Used/Tot Used/Tot Inps Used/Tot Used/Tot Used/Tot
105/144 ( 73%) 427 /720 ( 59%) 234/432 ( 54%) 80 /144 ( 56%) 67 /81 ( 83%)
** Function Block Resources **
Function Mcells FB Inps Pterms IO
Block Used/Tot Used/Tot Used/Tot Used/Tot
FB1 12/18 36/54 81/90 11/11*
FB2 18/18* 19/54 39/90 6/10
FB3 8/18 33/54 81/90 6/10
FB4 18/18* 29/54 29/90 10/10*
FB5 18/18* 30/54 45/90 5/10
FB6 18/18* 38/54 63/90 10/10*
FB7 7/18 11/54 9/90 9/10
FB8 6/18 38/54 80/90 10/10*
----- ----- ----- -----
105/144 234/432 427/720 67/81
* - Resource is exhausted
** Global Control Resources **
Signal 'CLK2X_IOB' mapped onto global clock net GCK1.
Signal 'CLK_FSB' mapped onto global clock net GCK2.
Signal 'CLK_IOB' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'nRES' mapped onto global set/reset net GSR.
** Pin Resources **
Signal Type Required Mapped | Pin Type Used Total
------------------------------------|------------------------------------
Input : 31 31 | I/O : 63 73
Output : 32 32 | GCK/IO : 3 3
Bidirectional : 0 0 | GTS/IO : 0 4
GCK : 3 3 | GSR/IO : 1 1
GTS : 0 0 |
GSR : 1 1 |
---- ----
Total 67 67
** Power Data **
There are 105 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
************************** Errors and Warnings ***************************
WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
use the default filename of 'MXSE.ise'.
************************* Summary of Mapped Logic ************************
** 32 Outputs **
Signal Total Total Loc Pin Pin Pin Pwr Slew Reg Init
Name Pts Inps No. Type Use Mode Rate State
nBERR_FSB 3 9 FB1_2 11 I/O O STD FAST
nDinOE 2 6 FB1_5 13 I/O O STD FAST
nROMCS 2 5 FB1_8 15 I/O O STD FAST
nVMA_IOB 2 9 FB1_11 17 I/O O STD FAST RESET
RA<10> 1 1 FB1_14 19 I/O O STD FAST
nLDS_IOB 4 6 FB2_11 6 I/O O STD FAST RESET
nUDS_IOB 4 6 FB2_12 7 I/O O STD FAST RESET
nAS_IOB 2 4 FB2_14 8 I/O O STD FAST RESET
nDoutOE 2 4 FB2_17 10 I/O O STD FAST RESET
nRAS 3 8 FB3_5 24 I/O O STD FAST
RA<0> 2 3 FB3_11 29 I/O O STD FAST
RA<11> 1 1 FB3_15 33 I/O O STD FAST
RA<1> 2 3 FB4_2 87 I/O O STD FAST
nOE 1 2 FB4_6 90 I/O O STD FAST
nRAMLWE 1 5 FB4_9 92 I/O O STD FAST
nRAMUWE 1 5 FB4_12 94 I/O O STD FAST
nROMWE 1 2 FB4_15 96 I/O O STD FAST
RA<2> 2 3 FB5_2 35 I/O O STD FAST
RA<3> 2 3 FB5_6 37 I/O O STD FAST
RA<4> 2 3 FB5_9 40 I/O O STD FAST
RA<9> 2 3 FB5_12 42 I/O O STD FAST
nCAS 1 1 FB5_15 46 I/O O STD FAST RESET
RA<5> 2 3 FB6_2 74 I/O O STD FAST
RA<6> 2 3 FB6_6 77 I/O O STD FAST
RA<7> 2 3 FB6_9 79 I/O O STD FAST
RA<8> 2 3 FB6_12 81 I/O O STD FAST
nADoutLE1 2 3 FB6_15 85 I/O O STD FAST SET
nDinLE 2 3 FB7_2 50 I/O O STD FAST RESET
nADoutLE0 1 2 FB7_8 54 I/O O STD FAST
nVPA_FSB 1 2 FB7_12 58 I/O O STD FAST
nDTACK_FSB 22 33 FB8_5 64 I/O O STD FAST RESET
nAoutOE 0 0 FB8_11 68 I/O O STD FAST
** 73 Buried Nodes **
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
iobs/IORW1 16 19 FB1_4 STD RESET
IOREQ 14 19 FB1_7 STD RESET
iobs/PS_FSM_FFd2 14 19 FB1_9 STD RESET
BERR_IOBS 4 8 FB1_12 STD RESET
fsb/BERR0r 3 8 FB1_13 STD RESET
cs/nOverlay0 2 7 FB1_15 STD RESET
IORW0 18 20 FB1_16 STD RESET
iobm/RESrr 1 1 FB2_1 STD RESET
iobm/RESrf 1 1 FB2_2 STD RESET
iobm/IOREQr 1 1 FB2_3 STD RESET
iobm/Er2 1 1 FB2_4 STD RESET
iobm/ETACK 1 6 FB2_5 STD RESET
iobm/DTACKrr 1 1 FB2_6 STD RESET
iobm/DTACKrf 1 1 FB2_7 STD RESET
iobm/BERRrr 1 1 FB2_8 STD RESET
iobm/BERRrf 1 1 FB2_9 STD RESET
iobm/ES<3> 3 6 FB2_10 STD RESET
iobm/ES<1> 3 4 FB2_13 STD RESET
iobm/ES<0> 3 7 FB2_15 STD RESET
iobm/ES<4> 4 7 FB2_16 STD RESET
iobm/ES<2> 5 7 FB2_18 STD RESET
ram/RASEL 20 15 FB3_4 STD RESET
ram/RAMDIS2 7 15 FB3_8 STD RESET
iobs/Load1 14 18 FB3_10 STD RESET
ram/RAMReady 16 15 FB3_13 STD RESET
ram/RAMDIS1 18 15 FB3_17 STD RESET
ram/BACTr 1 2 FB4_1 STD RESET
cnt/RefCnt<7> 1 7 FB4_3 STD RESET
cnt/RefCnt<6> 1 6 FB4_4 STD RESET
cnt/RefCnt<5> 1 5 FB4_5 STD RESET
cnt/RefCnt<4> 1 4 FB4_7 STD RESET
cnt/RefCnt<3> 1 3 FB4_8 STD RESET
cnt/RefCnt<2> 1 2 FB4_10 STD RESET
fsb/BERR1r 2 4 FB4_11 STD RESET
cnt/RefDone 2 10 FB4_13 STD RESET
cnt/TimeoutBPre 3 11 FB4_14 STD RESET
TimeoutB 3 12 FB4_16 STD RESET
TimeoutA 3 10 FB4_17 STD RESET
IOU0 3 5 FB4_18 STD RESET
iobs/IOACTr 1 1 FB5_1 STD RESET
Signal Total Total Loc Pwr Reg Init
Name Pts Inps Mode State
fsb/ASrf 1 1 FB5_3 STD RESET
cnt/RefCnt<1> 1 1 FB5_4 STD RESET
cnt/RefCnt<0> 0 0 FB5_5 STD RESET
$OpTx$$OpTx$FX_DC$355_INV$439 1 2 FB5_7 STD
iobs/IOU1 2 2 FB5_8 STD RESET
iobm/IOS_FSM_FFd2 2 4 FB5_10 STD RESET
iobm/IOS_FSM_FFd1 2 4 FB5_11 STD RESET
ALE0M 2 5 FB5_13 STD RESET
iobm/IOS_FSM_FFd4 4 6 FB5_14 STD RESET
iobm/IOS_FSM_FFd3 5 10 FB5_16 STD RESET
IOACT 6 13 FB5_17 STD RESET
IOBERR 9 14 FB5_18 STD RESET
ram/Once 5 10 FB6_1 STD RESET
ALE0S 1 2 FB6_3 STD RESET
ram/RS_FSM_FFd3 11 14 FB6_4 STD RESET
iobs/PS_FSM_FFd1 2 3 FB6_5 STD RESET
iobs/IOL1 2 2 FB6_7 STD RESET
cs/nOverlay1 2 3 FB6_8 STD RESET
fsb/Ready0r 3 8 FB6_10 STD RESET
IOL0 3 5 FB6_11 STD RESET
iobs/IOReady 4 8 FB6_13 STD RESET
ram/RS_FSM_FFd1 5 10 FB6_14 STD RESET
iobs/Clear1 1 3 FB6_16 STD RESET
ram/RS_FSM_FFd2 13 14 FB6_17 STD RESET
RefAck 1 2 FB6_18 STD RESET
iobm/VPArr 1 1 FB7_15 STD RESET
iobm/VPArf 1 1 FB7_16 STD RESET
iobm/Er 1 1 FB7_17 STD RESET
$OpTx$FX_DC$360 2 2 FB7_18 STD
fsb/Ready2r 9 22 FB8_8 STD RESET
fsb/Ready1r 7 17 FB8_9 STD RESET
iobs/Once 17 18 FB8_13 STD RESET
fsb/VPA 25 31 FB8_18 STD RESET
** 35 Inputs **
Signal Loc Pin Pin Pin
Name No. Type Use
A_FSB<13> FB1_3 12 I/O I
A_FSB<20> FB1_6 14 I/O I
A_FSB<5> FB1_9 16 I/O I
nUDS_FSB FB1_12 18 I/O I
nDTACK_IOB FB1_15 20 I/O I
CLK2X_IOB FB1_17 22~ GCK/I/O GCK
nRES FB2_2 99~ GSR/I/O GSR/I
nLDS_FSB FB2_15 9 I/O I
CLK_FSB FB3_2 23~ GCK/I/O GCK
nVPA_IOB FB3_6 25 I/O I
CLK_IOB FB3_8 27~ GCK/I/O GCK/I
A_FSB<10> FB4_5 89 I/O I
A_FSB<16> FB4_8 91 I/O I
A_FSB<18> FB4_11 93 I/O I
A_FSB<22> FB4_14 95 I/O I
A_FSB<6> FB4_17 97 I/O I
A_FSB<7> FB6_5 76 I/O I
A_FSB<23> FB6_8 78 I/O I
A_FSB<21> FB6_11 80 I/O I
A_FSB<17> FB6_14 82 I/O I
A_FSB<15> FB6_17 86 I/O I
E_IOB FB7_6 53 I/O I
A_FSB<2> FB7_9 55 I/O I
nBERR_IOB FB7_11 56 I/O I
A_FSB<4> FB7_14 59 I/O I
nWE_FSB FB7_15 60 I/O I
A_FSB<19> FB7_17 61 I/O I
A_FSB<14> FB8_2 63 I/O I
A_FSB<12> FB8_6 65 I/O I
A_FSB<11> FB8_8 66 I/O I
A_FSB<3> FB8_9 67 I/O I
nAS_FSB FB8_12 70 I/O I
A_FSB<9> FB8_14 71 I/O I
A_FSB<1> FB8_15 72 I/O I
A_FSB<8> FB8_17 73 I/O I
Legend:
Pin No. - ~ - User Assigned
************************** Function Block Details ************************
Legend:
Total Pt - Total product terms used by the macrocell signal
Imp Pt - Product terms imported from other macrocells
Exp Pt - Product terms exported to other macrocells
in direction shown
Unused Pt - Unused local product terms remaining in macrocell
Loc - Location where logic was mapped in device
Pin Type/Use - I - Input GCK - Global Clock
O - Output GTS - Global Output Enable
(b) - Buried macrocell GSR - Global Set/Reset
X - Signal used as input to the macrocell logic.
Pin No. - ~ - User Assigned
*********************************** FB1 ***********************************
Number of function block inputs used/remaining: 36/18
Number of signals used by logic mapping into function block: 36
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 \/1 4 FB1_1 (b) (b)
nBERR_FSB 3 1<- \/3 0 FB1_2 11 I/O O
(unused) 0 0 \/5 0 FB1_3 12 I/O I
iobs/IORW1 16 11<- 0 0 FB1_4 (b) (b)
nDinOE 2 0 /\3 0 FB1_5 13 I/O O
(unused) 0 0 \/5 0 FB1_6 14 I/O I
IOREQ 14 9<- 0 0 FB1_7 (b) (b)
nROMCS 2 1<- /\4 0 FB1_8 15 I/O O
iobs/PS_FSM_FFd2 14 10<- /\1 0 FB1_9 16 I/O I
(unused) 0 0 /\5 0 FB1_10 (b) (b)
nVMA_IOB 2 2<- /\5 0 FB1_11 17 I/O O
BERR_IOBS 4 1<- /\2 0 FB1_12 18 I/O I
fsb/BERR0r 3 0 /\1 1 FB1_13 (b) (b)
RA<10> 1 0 \/2 2 FB1_14 19 I/O O
cs/nOverlay0 2 2<- \/5 0 FB1_15 20 I/O I
IORW0 18 13<- 0 0 FB1_16 (b) (b)
(unused) 0 0 /\5 0 FB1_17 22 GCK/I/O GCK
(unused) 0 0 /\3 2 FB1_18 (b) (b)
Signals Used by Logic in Function Block
1: A_FSB<13> 13: IOBERR 25: iobm/ES<4>
2: A_FSB<14> 14: IORW0 26: iobm/VPArf
3: A_FSB<16> 15: TimeoutB 27: iobm/VPArr
4: A_FSB<17> 16: cs/nOverlay0 28: iobs/IOACTr
5: A_FSB<18> 17: cs/nOverlay1 29: iobs/IORW1
6: A_FSB<19> 18: fsb/ASrf 30: iobs/Once
7: A_FSB<20> 19: fsb/BERR0r 31: iobs/PS_FSM_FFd1
8: A_FSB<21> 20: fsb/BERR1r 32: iobs/PS_FSM_FFd2
9: A_FSB<22> 21: iobm/ES<0> 33: nADoutLE1
10: A_FSB<23> 22: iobm/ES<1> 34: nAS_FSB
11: BERR_IOBS 23: iobm/ES<2> 35: nVMA_IOB
12: IOACT 24: iobm/ES<3> 36: nWE_FSB
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
nBERR_FSB ......XXXXX...X...XX.............X...... 9
iobs/IORW1 XXXXXXXXXX......XX..........XXXXXX.X.... 19
nDinOE ......XXXX.......................X.X.... 6
IOREQ XXXXXXXXXX......XX.........X.XXXXX.X.... 19
nROMCS ......XXXX......X....................... 5
iobs/PS_FSM_FFd2 XXXXXXXXXX......XX.........X.XXXXX.X.... 19
nVMA_IOB ...........X........XXXXXXX.......X..... 9
BERR_IOBS ..........X.X....X.........X.X.XXX...... 8
fsb/BERR0r ......XXXX....X..XX..............X...... 8
RA<10> .......X................................ 1
cs/nOverlay0 ......XXXX.....X.X...............X...... 7
IORW0 XXXXXXXXXX...X..XX..........XXXXXX.X.... 20
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB2 ***********************************
Number of function block inputs used/remaining: 19/35
Number of signals used by logic mapping into function block: 19
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
iobm/RESrr 1 0 0 4 FB2_1 (b) (b)
iobm/RESrf 1 0 0 4 FB2_2 99 GSR/I/O GSR/I
iobm/IOREQr 1 0 0 4 FB2_3 (b) (b)
iobm/Er2 1 0 0 4 FB2_4 (b) (b)
iobm/ETACK 1 0 0 4 FB2_5 1 GTS/I/O (b)
iobm/DTACKrr 1 0 0 4 FB2_6 2 GTS/I/O (b)
iobm/DTACKrf 1 0 0 4 FB2_7 (b) (b)
iobm/BERRrr 1 0 0 4 FB2_8 3 GTS/I/O (b)
iobm/BERRrf 1 0 0 4 FB2_9 4 GTS/I/O (b)
iobm/ES<3> 3 0 0 2 FB2_10 (b) (b)
nLDS_IOB 4 0 0 1 FB2_11 6 I/O O
nUDS_IOB 4 0 0 1 FB2_12 7 I/O O
iobm/ES<1> 3 0 0 2 FB2_13 (b) (b)
nAS_IOB 2 0 0 3 FB2_14 8 I/O O
iobm/ES<0> 3 0 0 2 FB2_15 9 I/O I
iobm/ES<4> 4 0 0 1 FB2_16 (b) (b)
nDoutOE 2 0 0 3 FB2_17 10 I/O O
iobm/ES<2> 5 0 0 0 FB2_18 (b) (b)
Signals Used by Logic in Function Block
1: IOL0 8: iobm/ES<3> 14: iobm/IOS_FSM_FFd3
2: IOREQ 9: iobm/ES<4> 15: iobm/IOS_FSM_FFd4
3: IORW0 10: iobm/Er 16: nBERR_IOB
4: IOU0 11: iobm/Er2 17: nDTACK_IOB
5: iobm/ES<0> 12: iobm/IOS_FSM_FFd1 18: nRES
6: iobm/ES<1> 13: iobm/IOS_FSM_FFd2 19: nVMA_IOB
7: iobm/ES<2>
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
iobm/RESrr .................X...................... 1
iobm/RESrf .................X...................... 1
iobm/IOREQr .X...................................... 1
iobm/Er2 .........X.............................. 1
iobm/ETACK ....XXXXX.........X..................... 6
iobm/DTACKrr ................X....................... 1
iobm/DTACKrf ................X....................... 1
iobm/BERRrr ...............X........................ 1
iobm/BERRrf ...............X........................ 1
iobm/ES<3> ....XXXX.XX............................. 6
nLDS_IOB X.X........XXXX......................... 6
nUDS_IOB ..XX.......XXXX......................... 6
iobm/ES<1> ....XX...XX............................. 4
nAS_IOB ...........XXXX......................... 4
iobm/ES<0> ....XXXXXXX............................. 7
iobm/ES<4> ....XXXXXXX............................. 7
nDoutOE ..X.........XXX......................... 4
iobm/ES<2> ....XXXXXXX............................. 7
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB3 ***********************************
Number of function block inputs used/remaining: 33/21
Number of signals used by logic mapping into function block: 33
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\3 2 FB3_1 (b) (b)
(unused) 0 0 \/5 0 FB3_2 23 GCK/I/O GCK
(unused) 0 0 \/5 0 FB3_3 (b) (b)
ram/RASEL 20 15<- 0 0 FB3_4 (b) (b)
nRAS 3 3<- /\5 0 FB3_5 24 I/O O
(unused) 0 0 /\3 2 FB3_6 25 I/O I
(unused) 0 0 \/3 2 FB3_7 (b) (b)
ram/RAMDIS2 7 3<- \/1 0 FB3_8 27 GCK/I/O GCK/I
(unused) 0 0 \/5 0 FB3_9 28 I/O (b)
iobs/Load1 14 9<- 0 0 FB3_10 (b) (b)
RA<0> 2 0 /\3 0 FB3_11 29 I/O O
(unused) 0 0 \/5 0 FB3_12 30 I/O (b)
ram/RAMReady 16 11<- 0 0 FB3_13 (b) (b)
(unused) 0 0 /\5 0 FB3_14 32 I/O (b)
RA<11> 1 0 /\1 3 FB3_15 33 I/O O
(unused) 0 0 \/5 0 FB3_16 (b) (b)
ram/RAMDIS1 18 13<- 0 0 FB3_17 34 I/O (b)
(unused) 0 0 /\5 0 FB3_18 (b) (b)
Signals Used by Logic in Function Block
1: A_FSB<10> 12: A_FSB<23> 23: nADoutLE1
2: A_FSB<13> 13: RefAck 24: nAS_FSB
3: A_FSB<14> 14: cnt/RefCnt<5> 25: nWE_FSB
4: A_FSB<16> 15: cnt/RefCnt<6> 26: ram/BACTr
5: A_FSB<17> 16: cnt/RefCnt<7> 27: ram/Once
6: A_FSB<18> 17: cnt/RefDone 28: ram/RAMDIS1
7: A_FSB<19> 18: cs/nOverlay1 29: ram/RAMDIS2
8: A_FSB<1> 19: fsb/ASrf 30: ram/RASEL
9: A_FSB<20> 20: iobs/Once 31: ram/RS_FSM_FFd1
10: A_FSB<21> 21: iobs/PS_FSM_FFd1 32: ram/RS_FSM_FFd2
11: A_FSB<22> 22: iobs/PS_FSM_FFd2 33: ram/RS_FSM_FFd3
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
ram/RASEL .........XXX.XXXXXX....X.XX...XXX....... 15
nRAS .........XXXX....X.....X...XX........... 8
ram/RAMDIS2 .........XXX.XXXXXX....X..X.X.XXX....... 15
iobs/Load1 .XXXXXX.XXXX.....XXXXXXXX............... 18
RA<0> X......X.....................X.......... 3
ram/RAMReady .........XXX.XXXXXX....X.XX...XXX....... 15
RA<11> ......X................................. 1
ram/RAMDIS1 .........XXX.XXXXXX....X.XX...XXX....... 15
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB4 ***********************************
Number of function block inputs used/remaining: 29/25
Number of signals used by logic mapping into function block: 29
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
ram/BACTr 1 0 0 4 FB4_1 (b) (b)
RA<1> 2 0 0 3 FB4_2 87 I/O O
cnt/RefCnt<7> 1 0 0 4 FB4_3 (b) (b)
cnt/RefCnt<6> 1 0 0 4 FB4_4 (b) (b)
cnt/RefCnt<5> 1 0 0 4 FB4_5 89 I/O I
nOE 1 0 0 4 FB4_6 90 I/O O
cnt/RefCnt<4> 1 0 0 4 FB4_7 (b) (b)
cnt/RefCnt<3> 1 0 0 4 FB4_8 91 I/O I
nRAMLWE 1 0 0 4 FB4_9 92 I/O O
cnt/RefCnt<2> 1 0 0 4 FB4_10 (b) (b)
fsb/BERR1r 2 0 0 3 FB4_11 93 I/O I
nRAMUWE 1 0 0 4 FB4_12 94 I/O O
cnt/RefDone 2 0 0 3 FB4_13 (b) (b)
cnt/TimeoutBPre 3 0 0 2 FB4_14 95 I/O I
nROMWE 1 0 0 4 FB4_15 96 I/O O
TimeoutB 3 0 0 2 FB4_16 (b) (b)
TimeoutA 3 0 0 2 FB4_17 97 I/O I
IOU0 3 0 0 2 FB4_18 (b) (b)
Signals Used by Logic in Function Block
1: A_FSB<11> 11: cnt/RefCnt<4> 21: iobs/PS_FSM_FFd2
2: A_FSB<2> 12: cnt/RefCnt<5> 22: nADoutLE1
3: BERR_IOBS 13: cnt/RefCnt<6> 23: nAS_FSB
4: RefAck 14: cnt/RefCnt<7> 24: nLDS_FSB
5: TimeoutA 15: cnt/RefDone 25: nUDS_FSB
6: TimeoutB 16: cnt/TimeoutBPre 26: nWE_FSB
7: cnt/RefCnt<0> 17: fsb/ASrf 27: ram/RAMDIS1
8: cnt/RefCnt<1> 18: fsb/BERR1r 28: ram/RAMDIS2
9: cnt/RefCnt<2> 19: iobs/IOU1 29: ram/RASEL
10: cnt/RefCnt<3> 20: iobs/PS_FSM_FFd1
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
ram/BACTr ................X.....X................. 2
RA<1> XX..........................X........... 3
cnt/RefCnt<7> ......XXXXXXX........................... 7
cnt/RefCnt<6> ......XXXXXX............................ 6
cnt/RefCnt<5> ......XXXXX............................. 5
nOE ......................X..X.............. 2
cnt/RefCnt<4> ......XXXX.............................. 4
cnt/RefCnt<3> ......XXX............................... 3
nRAMLWE ......................XX.XXX............ 5
cnt/RefCnt<2> ......XX................................ 2
fsb/BERR1r ..X.............XX....X................. 4
nRAMUWE ......................X.XXXX............ 5
cnt/RefDone ...X..XXXXXXXXX......................... 10
cnt/TimeoutBPre ......XXXXXXXX.XX.....X................. 11
nROMWE ......................X..X.............. 2
TimeoutB .....XXXXXXXXX.XX.....X................. 12
TimeoutA ....X.XXXXXXX...X.....X................. 10
IOU0 ..................XXXX..X............... 5
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB5 ***********************************
Number of function block inputs used/remaining: 30/24
Number of signals used by logic mapping into function block: 30
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
iobs/IOACTr 1 0 /\4 0 FB5_1 (b) (b)
RA<2> 2 0 0 3 FB5_2 35 I/O O
fsb/ASrf 1 0 0 4 FB5_3 (b) (b)
cnt/RefCnt<1> 1 0 0 4 FB5_4 (b) (b)
cnt/RefCnt<0> 0 0 0 5 FB5_5 36 I/O (b)
RA<3> 2 0 0 3 FB5_6 37 I/O O
$OpTx$$OpTx$FX_DC$355_INV$439
1 0 0 4 FB5_7 (b) (b)
iobs/IOU1 2 0 0 3 FB5_8 39 I/O (b)
RA<4> 2 0 0 3 FB5_9 40 I/O O
iobm/IOS_FSM_FFd2 2 0 0 3 FB5_10 (b) (b)
iobm/IOS_FSM_FFd1 2 0 0 3 FB5_11 41 I/O (b)
RA<9> 2 0 0 3 FB5_12 42 I/O O
ALE0M 2 0 0 3 FB5_13 (b) (b)
iobm/IOS_FSM_FFd4 4 0 0 1 FB5_14 43 I/O (b)
nCAS 1 0 \/1 3 FB5_15 46 I/O O
iobm/IOS_FSM_FFd3 5 1<- \/1 0 FB5_16 (b) (b)
IOACT 6 1<- 0 0 FB5_17 49 I/O (b)
IOBERR 9 4<- 0 0 FB5_18 (b) (b)
Signals Used by Logic in Function Block
1: A_FSB<12> 11: IOBERR 21: iobm/IOS_FSM_FFd2
2: A_FSB<13> 12: cnt/RefCnt<0> 22: iobm/IOS_FSM_FFd3
3: A_FSB<14> 13: fsb/ASrf 23: iobm/IOS_FSM_FFd4
4: A_FSB<19> 14: iobm/BERRrf 24: iobm/RESrf
5: A_FSB<20> 15: iobm/BERRrr 25: iobm/RESrr
6: A_FSB<3> 16: iobm/DTACKrf 26: iobs/Load1
7: A_FSB<4> 17: iobm/DTACKrr 27: nAS_FSB
8: A_FSB<5> 18: iobm/ETACK 28: nBERR_IOB
9: CLK_IOB 19: iobm/IOREQr 29: nUDS_FSB
10: IOACT 20: iobm/IOS_FSM_FFd1 30: ram/RASEL
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
iobs/IOACTr .........X.............................. 1
RA<2> X....X.......................X.......... 3
fsb/ASrf ..........................X............. 1
cnt/RefCnt<1> ...........X............................ 1
cnt/RefCnt<0> ........................................ 0
RA<3> .X....X......................X.......... 3
$OpTx$$OpTx$FX_DC$355_INV$439
............X.............X............. 2
iobs/IOU1 .........................X..X........... 2
RA<4> ..X....X.....................X.......... 3
iobm/IOS_FSM_FFd2 ...................XXXX................. 4
iobm/IOS_FSM_FFd1 ...................XXXX................. 4
RA<9> ...XX........................X.......... 3
ALE0M ..................XXXXX................. 5
iobm/IOS_FSM_FFd4 ........X.........XXXXX................. 6
nCAS .............................X.......... 1
iobm/IOS_FSM_FFd3 ........X....XXXXX...XXXX............... 10
IOACT ........X....XXXXXXXXXXXX............... 13
IOBERR ........X.X..XXXXX.XXXXXX..X............ 14
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB6 ***********************************
Number of function block inputs used/remaining: 38/16
Number of signals used by logic mapping into function block: 38
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
ram/Once 5 0 0 0 FB6_1 (b) (b)
RA<5> 2 0 0 3 FB6_2 74 I/O O
ALE0S 1 0 \/4 0 FB6_3 (b) (b)
ram/RS_FSM_FFd3 11 6<- 0 0 FB6_4 (b) (b)
iobs/PS_FSM_FFd1 2 0 /\2 1 FB6_5 76 I/O I
RA<6> 2 0 0 3 FB6_6 77 I/O O
iobs/IOL1 2 0 0 3 FB6_7 (b) (b)
cs/nOverlay1 2 0 0 3 FB6_8 78 I/O I
RA<7> 2 0 0 3 FB6_9 79 I/O O
fsb/Ready0r 3 0 0 2 FB6_10 (b) (b)
IOL0 3 0 0 2 FB6_11 80 I/O I
RA<8> 2 0 0 3 FB6_12 81 I/O O
iobs/IOReady 4 0 0 1 FB6_13 (b) (b)
ram/RS_FSM_FFd1 5 0 0 0 FB6_14 82 I/O I
nADoutLE1 2 0 0 3 FB6_15 85 I/O O
iobs/Clear1 1 0 \/4 0 FB6_16 (b) (b)
ram/RS_FSM_FFd2 13 8<- 0 0 FB6_17 86 I/O I
RefAck 1 0 /\4 0 FB6_18 (b) (b)
Signals Used by Logic in Function Block
1: A_FSB<15> 14: cnt/RefCnt<6> 27: iobs/PS_FSM_FFd1
2: A_FSB<16> 15: cnt/RefCnt<7> 28: iobs/PS_FSM_FFd2
3: A_FSB<17> 16: cnt/RefDone 29: nADoutLE1
4: A_FSB<18> 17: cs/nOverlay0 30: nAS_FSB
5: A_FSB<21> 18: cs/nOverlay1 31: nLDS_FSB
6: A_FSB<22> 19: fsb/ASrf 32: ram/BACTr
7: A_FSB<23> 20: fsb/Ready0r 33: ram/Once
8: A_FSB<6> 21: iobs/Clear1 34: ram/RAMReady
9: A_FSB<7> 22: iobs/IOACTr 35: ram/RASEL
10: A_FSB<8> 23: iobs/IOL1 36: ram/RS_FSM_FFd1
11: A_FSB<9> 24: iobs/IOReady 37: ram/RS_FSM_FFd2
12: IOBERR 25: iobs/Load1 38: ram/RS_FSM_FFd3
13: cnt/RefCnt<5> 26: iobs/Once
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
ram/Once ....XXX..........XX..........X..X..XXX.. 10
RA<5> X......X..........................X..... 3
ALE0S ..........................XX............ 2
ram/RS_FSM_FFd3 ....XXX.....XXXX.XX..........X..X..XXX.. 14
iobs/PS_FSM_FFd1 .....................X....XX............ 3
RA<6> .X......X.........................X..... 3
iobs/IOL1 ........................X.....X......... 2
cs/nOverlay1 ................X.X..........X.......... 3
RA<7> ..X......X........................X..... 3
fsb/Ready0r ....XXX..........XXX.........X...X...... 8
IOL0 ......................X...XXX.X......... 5
RA<8> ...X......X.......................X..... 3
iobs/IOReady ...........X......X..X.X.X.XXX.......... 8
ram/RS_FSM_FFd1 ....XXX..........XX..........X..X..XXX.. 10
nADoutLE1 ....................X...X...X........... 3
iobs/Clear1 ..........................XXX........... 3
ram/RS_FSM_FFd2 ....XXX.....XXXX.XX..........X.X...XXX.. 14
RefAck ...................................XX... 2
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB7 ***********************************
Number of function block inputs used/remaining: 11/43
Number of signals used by logic mapping into function block: 11
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 0 5 FB7_1 (b)
nDinLE 2 0 0 3 FB7_2 50 I/O O
(unused) 0 0 0 5 FB7_3 (b)
(unused) 0 0 0 5 FB7_4 (b)
(unused) 0 0 0 5 FB7_5 52 I/O
(unused) 0 0 0 5 FB7_6 53 I/O I
(unused) 0 0 0 5 FB7_7 (b)
nADoutLE0 1 0 0 4 FB7_8 54 I/O O
(unused) 0 0 0 5 FB7_9 55 I/O I
(unused) 0 0 0 5 FB7_10 (b)
(unused) 0 0 0 5 FB7_11 56 I/O I
nVPA_FSB 1 0 0 4 FB7_12 58 I/O O
(unused) 0 0 0 5 FB7_13 (b)
(unused) 0 0 0 5 FB7_14 59 I/O I
iobm/VPArr 1 0 0 4 FB7_15 60 I/O I
iobm/VPArf 1 0 0 4 FB7_16 (b) (b)
iobm/Er 1 0 0 4 FB7_17 61 I/O I
$OpTx$FX_DC$360 2 0 0 3 FB7_18 (b) (b)
Signals Used by Logic in Function Block
1: ALE0M 5: cs/nOverlay1 9: iobm/IOS_FSM_FFd4
2: ALE0S 6: fsb/VPA 10: nAS_FSB
3: A_FSB<22> 7: iobm/IOS_FSM_FFd1 11: nVPA_IOB
4: E_IOB 8: iobm/IOS_FSM_FFd3
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
nDinLE ......XXX............................... 3
nADoutLE0 XX...................................... 2
nVPA_FSB .....X...X.............................. 2
iobm/VPArr ..........X............................. 1
iobm/VPArf ..........X............................. 1
iobm/Er ...X.................................... 1
$OpTx$FX_DC$360 ..X.X................................... 2
0----+----1----+----2----+----3----+----4
0 0 0 0
*********************************** FB8 ***********************************
Number of function block inputs used/remaining: 38/16
Number of signals used by logic mapping into function block: 38
Signal Total Imp Exp Unused Loc Pin Pin Pin
Name Pt Pt Pt Pt # Type Use
(unused) 0 0 /\5 0 FB8_1 (b) (b)
(unused) 0 0 /\5 0 FB8_2 63 I/O I
(unused) 0 0 \/2 3 FB8_3 (b) (b)
(unused) 0 0 \/5 0 FB8_4 (b) (b)
nDTACK_FSB 22 17<- 0 0 FB8_5 64 I/O O
(unused) 0 0 /\5 0 FB8_6 65 I/O I
(unused) 0 0 /\5 0 FB8_7 (b) (b)
fsb/Ready2r 9 4<- 0 0 FB8_8 66 I/O I
fsb/Ready1r 7 6<- /\4 0 FB8_9 67 I/O I
(unused) 0 0 /\5 0 FB8_10 (b) (b)
nAoutOE 0 0 /\1 4 FB8_11 68 I/O O
(unused) 0 0 \/5 0 FB8_12 70 I/O I
iobs/Once 17 12<- 0 0 FB8_13 (b) (b)
(unused) 0 0 /\5 0 FB8_14 71 I/O I
(unused) 0 0 /\2 3 FB8_15 72 I/O I
(unused) 0 0 \/5 0 FB8_16 (b) (b)
(unused) 0 0 \/5 0 FB8_17 73 I/O I
fsb/VPA 25 20<- 0 0 FB8_18 (b) (b)
Signals Used by Logic in Function Block
1: $OpTx$$OpTx$FX_DC$355_INV$439 14: A_FSB<21> 27: fsb/Ready1r
2: $OpTx$FX_DC$360 15: A_FSB<22> 28: fsb/Ready2r
3: A_FSB<10> 16: A_FSB<23> 29: fsb/VPA
4: A_FSB<11> 17: A_FSB<8> 30: iobs/IOReady
5: A_FSB<12> 18: A_FSB<9> 31: iobs/Once
6: A_FSB<13> 19: BERR_IOBS 32: iobs/PS_FSM_FFd1
7: A_FSB<14> 20: TimeoutA 33: iobs/PS_FSM_FFd2
8: A_FSB<15> 21: TimeoutB 34: nADoutLE1
9: A_FSB<16> 22: cs/nOverlay1 35: nAS_FSB
10: A_FSB<17> 23: fsb/ASrf 36: nDTACK_FSB
11: A_FSB<18> 24: fsb/BERR0r 37: nWE_FSB
12: A_FSB<19> 25: fsb/BERR1r 38: ram/RAMReady
13: A_FSB<20> 26: fsb/Ready0r
Signal 1 2 3 4 FB
Name 0----+----0----+----0----+----0----+----0 Inputs
nDTACK_FSB .XXXXXXXXXXXXXXXXXXXXXXXXXXX.X...XXXXX.. 33
fsb/Ready2r ..XXXXXXXXXXXXXXXX.X.XX....X......X.X... 22
fsb/Ready1r .....XX.XXXXXXXX.....XX...X..X...XX.X... 17
nAoutOE ........................................ 0
iobs/Once .....XX.XXXXXXXX.....XX.......XXXXX.X... 18
fsb/VPA X.XXXXXXXXXXXXXXXXXXXX.XXXXXXX...X..XX.. 31
0----+----1----+----2----+----3----+----4
0 0 0 0
******************************* Equations ********************************
********** Mapped Logic **********
$OpTx$$OpTx$FX_DC$355_INV$439 <= (nAS_FSB AND NOT fsb/ASrf);
$OpTx$FX_DC$360 <= NOT (A_FSB(22)
XOR
$OpTx$FX_DC$360 <= NOT (cs/nOverlay1);
FDCPE_ALE0M: FDCPE port map (ALE0M,ALE0M_D,CLK2X_IOB,'0','0');
ALE0M_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2 AND NOT iobm/IOREQr));
FDCPE_ALE0S: FDCPE port map (ALE0S,ALE0S_D,CLK_FSB,'0','0');
ALE0S_D <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);
FTCPE_BERR_IOBS: FTCPE port map (BERR_IOBS,BERR_IOBS_T,CLK_FSB,'0','0');
BERR_IOBS_T <= ((iobs/Once AND NOT BERR_IOBS AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/IOACTr AND IOBERR AND fsb/ASrf AND nADoutLE1)
OR (BERR_IOBS AND nAS_FSB AND NOT fsb/ASrf)
OR (iobs/Once AND BERR_IOBS AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/IOACTr AND NOT IOBERR AND nADoutLE1)
OR (iobs/Once AND NOT BERR_IOBS AND NOT nAS_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr AND IOBERR AND nADoutLE1));
FDCPE_IOACT: FDCPE port map (IOACT,IOACT_D,CLK2X_IOB,'0','0');
IOACT_D <= ((NOT iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd2 AND
iobm/IOS_FSM_FFd1 AND CLK_IOB AND iobm/RESrf AND iobm/RESrr)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2 AND NOT iobm/IOREQr)
OR (NOT iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd2 AND
iobm/IOS_FSM_FFd1 AND CLK_IOB AND iobm/ETACK)
OR (NOT iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd2 AND
iobm/IOS_FSM_FFd1 AND CLK_IOB AND iobm/DTACKrf AND iobm/DTACKrr)
OR (NOT iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd2 AND
iobm/IOS_FSM_FFd1 AND CLK_IOB AND iobm/BERRrf AND iobm/BERRrr));
FTCPE_IOBERR: FTCPE port map (IOBERR,IOBERR_T,CLK2X_IOB,'0','0');
IOBERR_T <= ((nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND iobm/IOS_FSM_FFd2 AND iobm/IOS_FSM_FFd1 AND IOBERR AND
CLK_IOB AND iobm/ETACK)
OR (nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND iobm/IOS_FSM_FFd2 AND iobm/IOS_FSM_FFd1 AND IOBERR AND
CLK_IOB AND iobm/DTACKrf AND iobm/DTACKrr)
OR (nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND iobm/IOS_FSM_FFd2 AND iobm/IOS_FSM_FFd1 AND IOBERR AND
CLK_IOB AND iobm/BERRrf AND iobm/BERRrr)
OR (nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND iobm/IOS_FSM_FFd2 AND iobm/IOS_FSM_FFd1 AND IOBERR AND
CLK_IOB AND iobm/RESrf AND iobm/RESrr)
OR (iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2 AND NOT iobm/IOS_FSM_FFd1 AND IOBERR)
OR (NOT nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND NOT IOBERR AND CLK_IOB AND iobm/ETACK)
OR (NOT nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND NOT IOBERR AND CLK_IOB AND iobm/DTACKrf AND iobm/DTACKrr)
OR (NOT nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND NOT IOBERR AND CLK_IOB AND iobm/BERRrf AND iobm/BERRrr)
OR (NOT nBERR_IOB AND NOT iobm/IOS_FSM_FFd4 AND
iobm/IOS_FSM_FFd3 AND NOT IOBERR AND CLK_IOB AND iobm/RESrf AND iobm/RESrr));
FDCPE_IOL0: FDCPE port map (IOL0,IOL0_D,CLK_FSB,'0','0',IOL0_CE);
IOL0_D <= ((NOT nLDS_FSB AND nADoutLE1)
OR (iobs/IOL1 AND NOT nADoutLE1));
IOL0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);
FDCPE_IOREQ: FDCPE port map (IOREQ,IOREQ_D,CLK_FSB,'0','0');
IOREQ_D <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND nWE_FSB AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(14) AND NOT A_FSB(13) AND NOT A_FSB(23) AND A_FSB(21) AND
NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
cs/nOverlay1 AND NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT iobs/PS_FSM_FFd2 AND iobs/PS_FSM_FFd1)
OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr)
OR (iobs/Once AND NOT iobs/PS_FSM_FFd2 AND nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT iobs/PS_FSM_FFd2 AND
nADoutLE1)
OR (nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT fsb/ASrf AND
nADoutLE1));
FTCPE_IORW0: FTCPE port map (IORW0,IORW0_T,CLK_FSB,'0','0');
IORW0_T <= ((A_FSB(23) AND NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND fsb/ASrf AND nADoutLE1)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT iobs/Once AND
IORW0 AND NOT nWE_FSB AND NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT iobs/Once AND
IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND
fsb/ASrf AND nADoutLE1)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT iobs/Once AND
NOT IORW0 AND nWE_FSB AND NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT iobs/Once AND
NOT IORW0 AND nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND
fsb/ASrf AND nADoutLE1)
OR (EXP15_.EXP)
OR (A_FSB(14) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND
NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (A_FSB(14) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND
NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND fsb/ASrf AND nADoutLE1)
OR (A_FSB(13) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND
NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (A_FSB(13) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND
NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND fsb/ASrf AND nADoutLE1)
OR (A_FSB(14) AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND
A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND
cs/nOverlay1 AND NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND NOT nAS_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (IORW0 AND NOT iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
OR (NOT IORW0 AND iobs/IORW1 AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
OR (A_FSB(23) AND NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND
NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (A_FSB(23) AND NOT iobs/Once AND IORW0 AND NOT nWE_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND fsb/ASrf AND nADoutLE1)
OR (A_FSB(23) AND NOT iobs/Once AND NOT IORW0 AND nWE_FSB AND
NOT nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1));
FDCPE_IOU0: FDCPE port map (IOU0,IOU0_D,CLK_FSB,'0','0',IOU0_CE);
IOU0_D <= ((NOT nUDS_FSB AND nADoutLE1)
OR (iobs/IOU1 AND NOT nADoutLE1));
IOU0_CE <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1);
RA(0) <= ((A_FSB(10) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(1)));
RA(1) <= ((A_FSB(11) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(2)));
RA(2) <= ((A_FSB(12) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(3)));
RA(3) <= ((A_FSB(13) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(4)));
RA(4) <= ((A_FSB(14) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(5)));
RA(5) <= ((A_FSB(15) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(6)));
RA(6) <= ((A_FSB(16) AND NOT ram/RASEL)
OR (ram/RASEL AND A_FSB(7)));
RA(7) <= ((A_FSB(8) AND ram/RASEL)
OR (A_FSB(17) AND NOT ram/RASEL));
RA(8) <= ((A_FSB(9) AND ram/RASEL)
OR (A_FSB(18) AND NOT ram/RASEL));
RA(9) <= ((A_FSB(20) AND ram/RASEL)
OR (A_FSB(19) AND NOT ram/RASEL));
RA(10) <= A_FSB(21);
RA(11) <= A_FSB(19);
FDCPE_RefAck: FDCPE port map (RefAck,RefAck_D,CLK_FSB,'0','0');
RefAck_D <= (ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1);
FTCPE_TimeoutA: FTCPE port map (TimeoutA,TimeoutA_T,CLK_FSB,'0','0');
TimeoutA_T <= ((TimeoutA AND nAS_FSB AND NOT fsb/ASrf)
OR (NOT TimeoutA AND NOT nAS_FSB AND NOT cnt/RefCnt(0) AND
NOT cnt/RefCnt(5) AND NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND
NOT cnt/RefCnt(3) AND NOT cnt/RefCnt(4))
OR (NOT TimeoutA AND NOT cnt/RefCnt(0) AND NOT cnt/RefCnt(5) AND
NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND NOT cnt/RefCnt(3) AND
NOT cnt/RefCnt(4) AND fsb/ASrf));
FTCPE_TimeoutB: FTCPE port map (TimeoutB,TimeoutB_T,CLK_FSB,'0','0');
TimeoutB_T <= ((TimeoutB AND nAS_FSB AND NOT fsb/ASrf)
OR (NOT TimeoutB AND cnt/TimeoutBPre AND NOT nAS_FSB AND
NOT cnt/RefCnt(0) AND NOT cnt/RefCnt(5) AND NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND
NOT cnt/RefCnt(2) AND NOT cnt/RefCnt(3) AND NOT cnt/RefCnt(4) AND NOT cnt/RefCnt(7))
OR (NOT TimeoutB AND cnt/TimeoutBPre AND NOT cnt/RefCnt(0) AND
NOT cnt/RefCnt(5) AND NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND
NOT cnt/RefCnt(3) AND NOT cnt/RefCnt(4) AND NOT cnt/RefCnt(7) AND fsb/ASrf));
FTCPE_cnt/RefCnt0: FTCPE port map (cnt/RefCnt(0),'1',CLK_FSB,'0','0');
FTCPE_cnt/RefCnt1: FTCPE port map (cnt/RefCnt(1),cnt/RefCnt(0),CLK_FSB,'0','0');
FTCPE_cnt/RefCnt2: FTCPE port map (cnt/RefCnt(2),cnt/RefCnt_T(2),CLK_FSB,'0','0');
cnt/RefCnt_T(2) <= (cnt/RefCnt(0) AND cnt/RefCnt(1));
FTCPE_cnt/RefCnt3: FTCPE port map (cnt/RefCnt(3),cnt/RefCnt_T(3),CLK_FSB,'0','0');
cnt/RefCnt_T(3) <= (cnt/RefCnt(0) AND cnt/RefCnt(1) AND cnt/RefCnt(2));
FTCPE_cnt/RefCnt4: FTCPE port map (cnt/RefCnt(4),cnt/RefCnt_T(4),CLK_FSB,'0','0');
cnt/RefCnt_T(4) <= (cnt/RefCnt(0) AND cnt/RefCnt(1) AND cnt/RefCnt(2) AND
cnt/RefCnt(3));
FTCPE_cnt/RefCnt5: FTCPE port map (cnt/RefCnt(5),cnt/RefCnt_T(5),CLK_FSB,'0','0');
cnt/RefCnt_T(5) <= (cnt/RefCnt(0) AND cnt/RefCnt(1) AND cnt/RefCnt(2) AND
cnt/RefCnt(3) AND cnt/RefCnt(4));
FTCPE_cnt/RefCnt6: FTCPE port map (cnt/RefCnt(6),cnt/RefCnt_T(6),CLK_FSB,'0','0');
cnt/RefCnt_T(6) <= (cnt/RefCnt(0) AND cnt/RefCnt(5) AND cnt/RefCnt(1) AND
cnt/RefCnt(2) AND cnt/RefCnt(3) AND cnt/RefCnt(4));
FTCPE_cnt/RefCnt7: FTCPE port map (cnt/RefCnt(7),cnt/RefCnt_T(7),CLK_FSB,'0','0');
cnt/RefCnt_T(7) <= (cnt/RefCnt(0) AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND
cnt/RefCnt(1) AND cnt/RefCnt(2) AND cnt/RefCnt(3) AND cnt/RefCnt(4));
FDCPE_cnt/RefDone: FDCPE port map (cnt/RefDone,cnt/RefDone_D,CLK_FSB,'0','0');
cnt/RefDone_D <= ((NOT cnt/RefDone AND NOT RefAck)
OR (NOT cnt/RefCnt(0) AND NOT cnt/RefCnt(5) AND NOT cnt/RefCnt(6) AND
NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND NOT cnt/RefCnt(3) AND NOT cnt/RefCnt(4) AND
NOT cnt/RefCnt(7)));
FTCPE_cnt/TimeoutBPre: FTCPE port map (cnt/TimeoutBPre,cnt/TimeoutBPre_T,CLK_FSB,'0','0');
cnt/TimeoutBPre_T <= ((cnt/TimeoutBPre AND nAS_FSB AND NOT fsb/ASrf)
OR (NOT cnt/TimeoutBPre AND NOT nAS_FSB AND NOT cnt/RefCnt(0) AND
NOT cnt/RefCnt(5) AND NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND
NOT cnt/RefCnt(3) AND NOT cnt/RefCnt(4) AND NOT cnt/RefCnt(7))
OR (NOT cnt/TimeoutBPre AND NOT cnt/RefCnt(0) AND NOT cnt/RefCnt(5) AND
NOT cnt/RefCnt(6) AND NOT cnt/RefCnt(1) AND NOT cnt/RefCnt(2) AND NOT cnt/RefCnt(3) AND
NOT cnt/RefCnt(4) AND NOT cnt/RefCnt(7) AND fsb/ASrf));
FTCPE_cs/nOverlay0: FTCPE port map (cs/nOverlay0,cs/nOverlay0_T,CLK_FSB,NOT nRES,'0');
cs/nOverlay0_T <= ((NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND
NOT cs/nOverlay0 AND NOT nAS_FSB)
OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20) AND
NOT cs/nOverlay0 AND fsb/ASrf));
FDCPE_cs/nOverlay1: FDCPE port map (cs/nOverlay1,cs/nOverlay0,CLK_FSB,'0','0',cs/nOverlay1_CE);
cs/nOverlay1_CE <= (nAS_FSB AND NOT fsb/ASrf);
FDCPE_fsb/ASrf: FDCPE port map (fsb/ASrf,NOT nAS_FSB,NOT CLK_FSB,'0','0');
FDCPE_fsb/BERR0r: FDCPE port map (fsb/BERR0r,fsb/BERR0r_D,CLK_FSB,'0','0');
fsb/BERR0r_D <= ((NOT TimeoutB AND NOT fsb/BERR0r)
OR (nAS_FSB AND NOT fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND
NOT fsb/BERR0r));
FDCPE_fsb/BERR1r: FDCPE port map (fsb/BERR1r,fsb/BERR1r_D,CLK_FSB,'0','0');
fsb/BERR1r_D <= ((NOT BERR_IOBS AND NOT fsb/BERR1r)
OR (nAS_FSB AND NOT fsb/ASrf));
FDCPE_fsb/Ready0r: FDCPE port map (fsb/Ready0r,fsb/Ready0r_D,CLK_FSB,'0','0');
fsb/Ready0r_D <= ((nAS_FSB AND NOT fsb/ASrf)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND
NOT fsb/Ready0r AND NOT ram/RAMReady)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT fsb/Ready0r AND NOT ram/RAMReady));
FDCPE_fsb/Ready1r: FDCPE port map (fsb/Ready1r,fsb/Ready1r_D,CLK_FSB,'0','0');
fsb/Ready1r_D <= ((nAoutOE_OBUF.EXP)
OR (A_FSB(23) AND NOT fsb/Ready1r AND NOT iobs/IOReady)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT fsb/Ready1r AND
NOT iobs/IOReady)
OR (A_FSB(14) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND NOT iobs/IOReady)
OR (A_FSB(13) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND NOT iobs/IOReady)
OR (A_FSB(14) AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND
A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND
cs/nOverlay1 AND NOT nWE_FSB AND NOT fsb/Ready1r AND NOT iobs/IOReady AND
NOT nADoutLE1)
OR (nAS_FSB AND NOT fsb/ASrf));
FDCPE_fsb/Ready2r: FDCPE port map (fsb/Ready2r,fsb/Ready2r_D,CLK_FSB,'0','0');
fsb/Ready2r_D <= ((nAS_FSB AND NOT fsb/ASrf)
OR (A_FSB(8) AND A_FSB(15) AND A_FSB(14) AND A_FSB(13) AND
A_FSB(12) AND A_FSB(11) AND A_FSB(10) AND NOT A_FSB(23) AND A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(8) AND A_FSB(15) AND A_FSB(14) AND A_FSB(13) AND
A_FSB(12) AND A_FSB(11) AND A_FSB(10) AND NOT A_FSB(23) AND NOT A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(8) AND A_FSB(15) AND NOT A_FSB(14) AND A_FSB(13) AND
NOT A_FSB(12) AND NOT A_FSB(11) AND NOT A_FSB(10) AND NOT A_FSB(23) AND NOT A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(9) AND A_FSB(15) AND A_FSB(14) AND A_FSB(13) AND
A_FSB(12) AND A_FSB(11) AND A_FSB(10) AND NOT A_FSB(23) AND A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(9) AND A_FSB(15) AND A_FSB(14) AND A_FSB(13) AND
A_FSB(12) AND A_FSB(11) AND A_FSB(10) AND NOT A_FSB(23) AND NOT A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(9) AND A_FSB(15) AND NOT A_FSB(14) AND A_FSB(13) AND
NOT A_FSB(12) AND NOT A_FSB(11) AND NOT A_FSB(10) AND NOT A_FSB(23) AND A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(9) AND A_FSB(15) AND NOT A_FSB(14) AND A_FSB(13) AND
NOT A_FSB(12) AND NOT A_FSB(11) AND NOT A_FSB(10) AND NOT A_FSB(23) AND NOT A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r)
OR (A_FSB(8) AND A_FSB(15) AND NOT A_FSB(14) AND A_FSB(13) AND
NOT A_FSB(12) AND NOT A_FSB(11) AND NOT A_FSB(10) AND NOT A_FSB(23) AND A_FSB(22) AND
A_FSB(21) AND A_FSB(20) AND A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND
A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND NOT TimeoutA AND NOT fsb/Ready2r));
FDCPE_fsb/VPA: FDCPE port map (fsb/VPA,fsb/VPA_D,CLK_FSB,'0','0');
fsb/VPA_D <= ((EXP27_.EXP)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT fsb/Ready0r AND fsb/VPA AND NOT ram/RAMReady AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(14) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND fsb/VPA AND NOT iobs/IOReady AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(13) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND fsb/VPA AND NOT iobs/IOReady AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(14) AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND
A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND
cs/nOverlay1 AND NOT nWE_FSB AND NOT fsb/Ready1r AND fsb/VPA AND NOT iobs/IOReady AND
NOT nADoutLE1 AND NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(13) AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND
A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND
cs/nOverlay1 AND NOT nWE_FSB AND NOT fsb/Ready1r AND fsb/VPA AND NOT iobs/IOReady AND
NOT nADoutLE1 AND NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (EXP36_.EXP)
OR (NOT A_FSB(22) AND TimeoutB AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(21) AND TimeoutB AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(23) AND NOT fsb/Ready1r AND fsb/VPA AND
NOT iobs/IOReady AND NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND
NOT fsb/Ready0r AND fsb/VPA AND NOT ram/RAMReady AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT fsb/Ready1r AND
fsb/VPA AND NOT iobs/IOReady AND NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (BERR_IOBS AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (fsb/BERR0r AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (fsb/BERR1r AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (A_FSB(23) AND TimeoutB AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439)
OR (NOT A_FSB(20) AND TimeoutB AND fsb/VPA AND
NOT $OpTx$$OpTx$FX_DC$355_INV$439));
FDCPE_iobm/BERRrf: FDCPE port map (iobm/BERRrf,NOT nBERR_IOB,NOT CLK2X_IOB,'0','0');
FDCPE_iobm/BERRrr: FDCPE port map (iobm/BERRrr,NOT nBERR_IOB,CLK2X_IOB,'0','0');
FDCPE_iobm/DTACKrf: FDCPE port map (iobm/DTACKrf,NOT nDTACK_IOB,NOT CLK2X_IOB,'0','0');
FDCPE_iobm/DTACKrr: FDCPE port map (iobm/DTACKrr,NOT nDTACK_IOB,CLK2X_IOB,'0','0');
FTCPE_iobm/ES0: FTCPE port map (iobm/ES(0),iobm/ES_T(0),CLK2X_IOB,'0','0');
iobm/ES_T(0) <= ((iobm/ES(0) AND NOT iobm/Er AND iobm/Er2)
OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND
NOT iobm/ES(3) AND NOT iobm/ES(4) AND iobm/Er)
OR (NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND
NOT iobm/ES(3) AND NOT iobm/ES(4) AND NOT iobm/Er2));
FDCPE_iobm/ES1: FDCPE port map (iobm/ES(1),iobm/ES_D(1),CLK2X_IOB,'0','0');
iobm/ES_D(1) <= ((iobm/ES(0) AND iobm/ES(1))
OR (NOT iobm/ES(0) AND NOT iobm/ES(1))
OR (NOT iobm/Er AND iobm/Er2));
FDCPE_iobm/ES2: FDCPE port map (iobm/ES(2),iobm/ES_D(2),CLK2X_IOB,'0','0');
iobm/ES_D(2) <= ((NOT iobm/ES(0) AND NOT iobm/ES(2))
OR (NOT iobm/ES(1) AND NOT iobm/ES(2))
OR (NOT iobm/Er AND iobm/Er2)
OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2))
OR (NOT iobm/ES(2) AND NOT iobm/ES(3) AND iobm/ES(4)));
FTCPE_iobm/ES3: FTCPE port map (iobm/ES(3),iobm/ES_T(3),CLK2X_IOB,'0','0');
iobm/ES_T(3) <= ((iobm/ES(3) AND NOT iobm/Er AND iobm/Er2)
OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND iobm/Er)
OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND NOT iobm/Er2));
FTCPE_iobm/ES4: FTCPE port map (iobm/ES(4),iobm/ES_T(4),CLK2X_IOB,'0','0');
iobm/ES_T(4) <= ((iobm/ES(4) AND NOT iobm/Er AND iobm/Er2)
OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND
iobm/ES(3) AND iobm/Er)
OR (iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND
iobm/ES(3) AND NOT iobm/Er2)
OR (iobm/ES(0) AND iobm/ES(1) AND NOT iobm/ES(2) AND
NOT iobm/ES(3) AND iobm/ES(4)));
FDCPE_iobm/ETACK: FDCPE port map (iobm/ETACK,iobm/ETACK_D,CLK2X_IOB,'0','0');
iobm/ETACK_D <= (NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND
NOT iobm/ES(3) AND iobm/ES(4));
FDCPE_iobm/Er: FDCPE port map (iobm/Er,E_IOB,NOT CLK_IOB,'0','0');
FDCPE_iobm/Er2: FDCPE port map (iobm/Er2,iobm/Er,CLK2X_IOB,'0','0');
FDCPE_iobm/IOREQr: FDCPE port map (iobm/IOREQr,IOREQ,NOT CLK2X_IOB,'0','0');
FDCPE_iobm/IOS_FSM_FFd1: FDCPE port map (iobm/IOS_FSM_FFd1,iobm/IOS_FSM_FFd1_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd1_D <= ((iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd2 AND
NOT iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2));
FDCPE_iobm/IOS_FSM_FFd2: FDCPE port map (iobm/IOS_FSM_FFd2,iobm/IOS_FSM_FFd2_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd2_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd3 AND NOT iobm/IOS_FSM_FFd2 AND
NOT iobm/IOS_FSM_FFd1));
FDCPE_iobm/IOS_FSM_FFd3: FDCPE port map (iobm/IOS_FSM_FFd3,iobm/IOS_FSM_FFd3_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd3_D <= ((NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND iobm/RESrf AND
iobm/RESrr)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3)
OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND iobm/ETACK)
OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND iobm/DTACKrf AND
iobm/DTACKrr)
OR (NOT iobm/IOS_FSM_FFd4 AND CLK_IOB AND iobm/BERRrf AND
iobm/BERRrr));
FDCPE_iobm/IOS_FSM_FFd4: FDCPE port map (iobm/IOS_FSM_FFd4,iobm/IOS_FSM_FFd4_D,CLK2X_IOB,'0','0');
iobm/IOS_FSM_FFd4_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (iobm/IOS_FSM_FFd3 AND iobm/IOS_FSM_FFd2 AND
iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2 AND CLK_IOB)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2 AND NOT iobm/IOREQr));
FDCPE_iobm/RESrf: FDCPE port map (iobm/RESrf,NOT nRES,NOT CLK2X_IOB,'0','0');
FDCPE_iobm/RESrr: FDCPE port map (iobm/RESrr,NOT nRES,CLK2X_IOB,'0','0');
FDCPE_iobm/VPArf: FDCPE port map (iobm/VPArf,NOT nVPA_IOB,NOT CLK2X_IOB,'0','0');
FDCPE_iobm/VPArr: FDCPE port map (iobm/VPArr,NOT nVPA_IOB,CLK2X_IOB,'0','0');
FDCPE_iobs/Clear1: FDCPE port map (iobs/Clear1,iobs/Clear1_D,CLK_FSB,'0','0');
iobs/Clear1_D <= (iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND NOT nADoutLE1);
FDCPE_iobs/IOACTr: FDCPE port map (iobs/IOACTr,IOACT,CLK_FSB,'0','0');
FDCPE_iobs/IOL1: FDCPE port map (iobs/IOL1,NOT nLDS_FSB,CLK_FSB,'0','0',iobs/Load1);
FTCPE_iobs/IORW1: FTCPE port map (iobs/IORW1,iobs/IORW1_T,CLK_FSB,'0','0');
iobs/IORW1_T <= ((iobs/Once)
OR (NOT nADoutLE1)
OR (nBERR_FSB_OBUF.EXP)
OR (NOT nWE_FSB AND NOT iobs/IORW1)
OR (nAS_FSB AND NOT fsb/ASrf)
OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21))
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19))
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17))
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16))
OR (NOT A_FSB(23) AND NOT A_FSB(20))
OR (nWE_FSB AND iobs/IORW1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT iobs/IORW1));
FTCPE_iobs/IOReady: FTCPE port map (iobs/IOReady,iobs/IOReady_T,CLK_FSB,'0','0');
iobs/IOReady_T <= ((iobs/IOReady AND nAS_FSB AND NOT fsb/ASrf)
OR (iobs/Once AND iobs/IOReady AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/IOACTr AND IOBERR AND nADoutLE1)
OR (iobs/Once AND NOT iobs/IOReady AND NOT nAS_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/IOACTr AND NOT IOBERR AND nADoutLE1)
OR (iobs/Once AND NOT iobs/IOReady AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/IOACTr AND NOT IOBERR AND fsb/ASrf AND nADoutLE1));
FDCPE_iobs/IOU1: FDCPE port map (iobs/IOU1,NOT nUDS_FSB,CLK_FSB,'0','0',iobs/Load1);
FDCPE_iobs/Load1: FDCPE port map (iobs/Load1,iobs/Load1_D,CLK_FSB,'0','0');
iobs/Load1_D <= ((iobs/Once)
OR (NOT nADoutLE1)
OR (ram/RAMDIS2.EXP)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21))
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19))
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16))
OR (NOT A_FSB(23) AND A_FSB(21) AND nWE_FSB)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18))
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17))
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
cs/nOverlay1)
OR (NOT A_FSB(23) AND NOT A_FSB(20))
OR (nAS_FSB AND NOT fsb/ASrf)
OR (NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1));
FDCPE_iobs/Once: FDCPE port map (iobs/Once,iobs/Once_D,CLK_FSB,'0','0');
iobs/Once_D <= ((A_FSB(23) AND NOT iobs/Once AND iobs/PS_FSM_FFd1)
OR (NOT iobs/Once AND iobs/PS_FSM_FFd2 AND NOT nADoutLE1)
OR (NOT iobs/Once AND iobs/PS_FSM_FFd1 AND NOT nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND NOT iobs/Once)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND
NOT iobs/Once)
OR (EXP35_.EXP)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND NOT iobs/Once)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(18) AND NOT iobs/Once)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(17) AND NOT iobs/Once)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(16) AND NOT iobs/Once)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT iobs/Once AND nWE_FSB)
OR (nAS_FSB AND NOT fsb/ASrf)
OR (A_FSB(23) AND NOT iobs/Once AND iobs/PS_FSM_FFd2)
OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT iobs/Once)
OR (A_FSB(22) AND NOT iobs/Once AND iobs/PS_FSM_FFd2)
OR (A_FSB(22) AND NOT iobs/Once AND iobs/PS_FSM_FFd1));
FDCPE_iobs/PS_FSM_FFd1: FDCPE port map (iobs/PS_FSM_FFd1,iobs/PS_FSM_FFd1_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd1_D <= ((iobs/PS_FSM_FFd2)
OR (iobs/PS_FSM_FFd1 AND iobs/IOACTr));
FDCPE_iobs/PS_FSM_FFd2: FDCPE port map (iobs/PS_FSM_FFd2,iobs/PS_FSM_FFd2_D,CLK_FSB,'0','0');
iobs/PS_FSM_FFd2_D <= ((nVMA_IOB_OBUF.EXP)
OR (nAS_FSB AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND
NOT fsb/ASrf AND nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT A_FSB(21) AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND NOT cs/nOverlay1 AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND NOT A_FSB(19) AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (NOT A_FSB(23) AND A_FSB(21) AND nWE_FSB AND
NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND nADoutLE1)
OR (iobs/PS_FSM_FFd2 AND iobs/PS_FSM_FFd1 AND
iobs/IOACTr)
OR (NOT iobs/PS_FSM_FFd2 AND iobs/PS_FSM_FFd1 AND
NOT iobs/IOACTr)
OR (iobs/Once AND NOT iobs/PS_FSM_FFd2 AND NOT iobs/PS_FSM_FFd1 AND
nADoutLE1)
OR (NOT A_FSB(23) AND NOT A_FSB(20) AND NOT iobs/PS_FSM_FFd2 AND
NOT iobs/PS_FSM_FFd1 AND nADoutLE1));
nADoutLE0 <= (NOT ALE0M AND NOT ALE0S);
FDCPE_nADoutLE1: FDCPE port map (nADoutLE1,nADoutLE1_D,CLK_FSB,'0','0');
nADoutLE1_D <= ((iobs/Load1)
OR (NOT iobs/Clear1 AND NOT nADoutLE1));
FDCPE_nAS_IOB: FDCPE port map (nAS_IOB,nAS_IOB_D,NOT CLK2X_IOB,'0','0');
nAS_IOB_D <= ((NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1));
nAoutOE <= '0';
nBERR_FSB <= ((nAS_FSB)
OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND
NOT BERR_IOBS AND NOT fsb/BERR0r AND NOT fsb/BERR1r)
OR (NOT BERR_IOBS AND NOT TimeoutB AND NOT fsb/BERR0r AND NOT fsb/BERR1r));
FDCPE_nCAS: FDCPE port map (nCAS,NOT ram/RASEL,NOT CLK_FSB,'0','0');
FDCPE_nDTACK_FSB: FDCPE port map (nDTACK_FSB,nDTACK_FSB_D,CLK_FSB,'0','0');
nDTACK_FSB_D <= ((EXP28_.EXP)
OR (A_FSB(23) AND TimeoutB AND nDTACK_FSB)
OR (NOT A_FSB(22) AND TimeoutB AND nDTACK_FSB)
OR (A_FSB(21) AND TimeoutB AND nDTACK_FSB)
OR (A_FSB(23) AND NOT fsb/Ready1r AND NOT iobs/IOReady AND
nDTACK_FSB)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND NOT fsb/Ready1r AND
NOT iobs/IOReady AND nDTACK_FSB)
OR (EXP31_.EXP)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND
NOT fsb/Ready0r AND nDTACK_FSB AND NOT ram/RAMReady)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT fsb/Ready0r AND nDTACK_FSB AND NOT ram/RAMReady)
OR (A_FSB(14) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND NOT iobs/IOReady AND nDTACK_FSB)
OR (A_FSB(13) AND A_FSB(22) AND A_FSB(20) AND A_FSB(19) AND
A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND NOT cs/nOverlay1 AND NOT nWE_FSB AND
NOT fsb/Ready1r AND NOT iobs/IOReady AND nDTACK_FSB)
OR (A_FSB(14) AND NOT A_FSB(22) AND A_FSB(21) AND A_FSB(20) AND
A_FSB(19) AND A_FSB(18) AND A_FSB(17) AND A_FSB(16) AND
cs/nOverlay1 AND NOT nWE_FSB AND NOT fsb/Ready1r AND NOT iobs/IOReady AND
nDTACK_FSB AND NOT nADoutLE1)
OR (BERR_IOBS AND nDTACK_FSB)
OR (fsb/BERR0r AND nDTACK_FSB)
OR (fsb/BERR1r AND nDTACK_FSB)
OR (nAS_FSB AND NOT fsb/ASrf)
OR (NOT A_FSB(20) AND TimeoutB AND nDTACK_FSB));
FDCPE_nDinLE: FDCPE port map (nDinLE,nDinLE_D,NOT CLK2X_IOB,'0','0');
nDinLE_D <= ((iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd1)
OR (NOT iobm/IOS_FSM_FFd4 AND iobm/IOS_FSM_FFd3));
nDinOE <= ((A_FSB(23) AND nWE_FSB AND NOT nAS_FSB)
OR (A_FSB(22) AND NOT A_FSB(21) AND A_FSB(20) AND nWE_FSB AND
NOT nAS_FSB));
FDCPE_nDoutOE: FDCPE port map (nDoutOE,nDoutOE_D,CLK2X_IOB,'0','0');
nDoutOE_D <= ((NOT IORW0)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2));
FDCPE_nLDS_IOB: FDCPE port map (nLDS_IOB,nLDS_IOB_D,NOT CLK2X_IOB,'0','0');
nLDS_IOB_D <= ((NOT IOL0)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (IORW0 AND iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd2 AND
NOT iobm/IOS_FSM_FFd1));
nOE <= NOT ((nWE_FSB AND NOT nAS_FSB));
nRAMLWE <= NOT ((NOT nWE_FSB AND NOT nLDS_FSB AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND
NOT ram/RAMDIS1));
nRAMUWE <= NOT ((NOT nWE_FSB AND NOT nUDS_FSB AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND
NOT ram/RAMDIS1));
nRAS <= NOT (((RefAck)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND
NOT ram/RAMDIS2 AND NOT nAS_FSB AND NOT ram/RAMDIS1)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND NOT ram/RAMDIS1)));
nROMCS <= NOT (((NOT A_FSB(23) AND NOT A_FSB(21) AND NOT A_FSB(20) AND
NOT cs/nOverlay1)
OR (NOT A_FSB(23) AND A_FSB(22) AND NOT A_FSB(21) AND NOT A_FSB(20))));
nROMWE <= NOT ((NOT nWE_FSB AND NOT nAS_FSB));
FDCPE_nUDS_IOB: FDCPE port map (nUDS_IOB,nUDS_IOB_D,NOT CLK2X_IOB,'0','0');
nUDS_IOB_D <= ((NOT IOU0)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
NOT iobm/IOS_FSM_FFd2)
OR (NOT iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd3 AND
iobm/IOS_FSM_FFd1)
OR (IORW0 AND iobm/IOS_FSM_FFd4 AND NOT iobm/IOS_FSM_FFd2 AND
NOT iobm/IOS_FSM_FFd1));
FTCPE_nVMA_IOB: FTCPE port map (nVMA_IOB,nVMA_IOB_T,CLK2X_IOB,'0','0');
nVMA_IOB_T <= ((NOT nVMA_IOB AND NOT iobm/ES(0) AND NOT iobm/ES(1) AND NOT iobm/ES(2) AND
NOT iobm/ES(3) AND NOT iobm/ES(4))
OR (nVMA_IOB AND iobm/ES(0) AND iobm/ES(1) AND iobm/ES(2) AND
NOT iobm/ES(3) AND NOT iobm/ES(4) AND IOACT AND iobm/VPArf AND iobm/VPArr));
nVPA_FSB <= NOT ((fsb/VPA AND NOT nAS_FSB));
FDCPE_ram/BACTr: FDCPE port map (ram/BACTr,ram/BACTr_D,CLK_FSB,'0','0');
ram/BACTr_D <= (nAS_FSB AND NOT fsb/ASrf);
FTCPE_ram/Once: FTCPE port map (ram/Once,ram/Once_T,CLK_FSB,'0','0');
ram/Once_T <= ((ram/Once AND nAS_FSB AND NOT fsb/ASrf)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND fsb/ASrf));
FDCPE_ram/RAMDIS1: FDCPE port map (ram/RAMDIS1,ram/RAMDIS1_D,CLK_FSB,'0','0');
ram/RAMDIS1_D <= ((A_FSB(22) AND NOT A_FSB(21) AND NOT cnt/RefDone AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(22) AND NOT A_FSB(21) AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (EXP16_.EXP)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd1 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7))
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (ram/Once AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd1 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7))
OR (NOT cnt/RefDone AND ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd3 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7))
OR (NOT cnt/RefDone AND nAS_FSB AND NOT ram/RS_FSM_FFd1 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND NOT fsb/ASrf)
OR (ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1)
OR (NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3)
OR (NOT ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd1 AND
NOT ram/BACTr AND fsb/ASrf));
FTCPE_ram/RAMDIS2: FTCPE port map (ram/RAMDIS2,ram/RAMDIS2_T,CLK_FSB,'0','0');
ram/RAMDIS2_T <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND ram/Once AND
NOT cnt/RefDone AND NOT ram/RAMDIS2 AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND
fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND ram/Once AND NOT cnt/RefDone AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7))
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND ram/Once AND NOT cnt/RefDone AND NOT ram/RAMDIS2 AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND fsb/ASrf)
OR (ram/RAMDIS2 AND nAS_FSB AND NOT fsb/ASrf)
OR (ram/Once AND NOT cnt/RefDone AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND
ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7))
OR (ram/Once AND NOT cnt/RefDone AND NOT ram/RAMDIS2 AND
ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3 AND
cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND fsb/ASrf)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND ram/Once AND
NOT cnt/RefDone AND NOT ram/RAMDIS2 AND NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND
cnt/RefCnt(7)));
FDCPE_ram/RAMReady: FDCPE port map (ram/RAMReady,ram/RAMReady_D,CLK_FSB,'0','0');
ram/RAMReady_D <= ((NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT ram/RS_FSM_FFd1 AND fsb/ASrf)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd1 AND fsb/ASrf)
OR (A_FSB_19_IBUF$BUF0.EXP)
OR (ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3)
OR (NOT ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd1)
OR (NOT ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd1 AND
NOT ram/BACTr AND fsb/ASrf)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (NOT A_FSB(21) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (NOT A_FSB(21) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT nAS_FSB AND NOT ram/RS_FSM_FFd1));
FDCPE_ram/RASEL: FDCPE port map (ram/RASEL,ram/RASEL_D,CLK_FSB,'0','0');
ram/RASEL_D <= ((EXP17_.EXP)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND fsb/ASrf)
OR (A_FSB(22) AND NOT A_FSB(21) AND NOT cnt/RefDone AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(22) AND NOT A_FSB(21) AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT cnt/RefDone AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (NOT cnt/RefDone AND nAS_FSB AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND
NOT fsb/ASrf)
OR (NOT cnt/RefDone AND nAS_FSB AND ram/RS_FSM_FFd1 AND
ram/RS_FSM_FFd3 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND
NOT fsb/ASrf)
OR (NOT ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd3)
OR (ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/BACTr AND fsb/ASrf)
OR (A_FSB(23) AND NOT cnt/RefDone AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7)));
FTCPE_ram/RS_FSM_FFd1: FTCPE port map (ram/RS_FSM_FFd1,ram/RS_FSM_FFd1_T,CLK_FSB,'0','0');
ram/RS_FSM_FFd1_T <= ((ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT ram/Once AND
NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT nAS_FSB AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/Once AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND fsb/ASrf));
FTCPE_ram/RS_FSM_FFd2: FTCPE port map (ram/RS_FSM_FFd2,ram/RS_FSM_FFd2_T,CLK_FSB,'0','0');
ram/RS_FSM_FFd2_T <= ((nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
NOT cnt/RefCnt(5) AND NOT fsb/ASrf)
OR (nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
NOT cnt/RefCnt(6) AND NOT fsb/ASrf)
OR (nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
NOT cnt/RefCnt(7) AND NOT fsb/ASrf)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND NOT nAS_FSB AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND NOT A_FSB(22) AND cs/nOverlay1 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND fsb/ASrf)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT nAS_FSB AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(23) AND A_FSB(22) AND A_FSB(21) AND
NOT cs/nOverlay1 AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND fsb/ASrf)
OR (NOT cnt/RefDone AND nAS_FSB AND ram/RS_FSM_FFd2 AND
ram/RS_FSM_FFd1 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND
NOT fsb/ASrf)
OR (ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd3)
OR (cnt/RefDone AND NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
NOT cnt/RefCnt(5) AND ram/BACTr)
OR (NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND
NOT cnt/RefCnt(6) AND ram/BACTr)
OR (NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3 AND ram/BACTr AND
NOT cnt/RefCnt(7)));
FTCPE_ram/RS_FSM_FFd3: FTCPE port map (ram/RS_FSM_FFd3,ram/RS_FSM_FFd3_T,CLK_FSB,'0','0');
ram/RS_FSM_FFd3_T <= ((A_FSB(22) AND NOT A_FSB(21) AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (A_FSB(22) AND cs/nOverlay1 AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (NOT A_FSB(22) AND NOT cs/nOverlay1 AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (nAS_FSB AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND NOT fsb/ASrf)
OR (NOT cnt/RefDone AND NOT nAS_FSB AND ram/RS_FSM_FFd2 AND
ram/RS_FSM_FFd1 AND ram/RS_FSM_FFd3 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND
cnt/RefCnt(7))
OR (NOT cnt/RefDone AND ram/RS_FSM_FFd2 AND ram/RS_FSM_FFd1 AND
ram/RS_FSM_FFd3 AND cnt/RefCnt(5) AND cnt/RefCnt(6) AND cnt/RefCnt(7) AND
fsb/ASrf)
OR (A_FSB(23) AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3)
OR (ram/Once AND cnt/RefDone AND NOT ram/RS_FSM_FFd2 AND
NOT ram/RS_FSM_FFd1 AND NOT ram/RS_FSM_FFd3)
OR (ram/Once AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND NOT cnt/RefCnt(5))
OR (ram/Once AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND NOT cnt/RefCnt(6))
OR (ram/Once AND NOT ram/RS_FSM_FFd2 AND NOT ram/RS_FSM_FFd1 AND
NOT ram/RS_FSM_FFd3 AND NOT cnt/RefCnt(7)));
Register Legend:
FDCPE (Q,D,C,CLR,PRE,CE);
FTCPE (Q,D,C,CLR,PRE,CE);
LDCP (Q,D,G,CLR,PRE);
****************************** Device Pin Out *****************************
Device : XC95144XL-10-TQ100
--------------------------------------------------
/100 98 96 94 92 90 88 86 84 82 80 78 76 \
| 99 97 95 93 91 89 87 85 83 81 79 77 |
| 1 75 |
| 2 74 |
| 3 73 |
| 4 72 |
| 5 71 |
| 6 70 |
| 7 69 |
| 8 68 |
| 9 67 |
| 10 66 |
| 11 65 |
| 12 64 |
| 13 XC95144XL-10-TQ100 63 |
| 14 62 |
| 15 61 |
| 16 60 |
| 17 59 |
| 18 58 |
| 19 57 |
| 20 56 |
| 21 55 |
| 22 54 |
| 23 53 |
| 24 52 |
| 25 51 |
| 27 29 31 33 35 37 39 41 43 45 47 49 |
\26 28 30 32 34 36 38 40 42 44 46 48 50 /
--------------------------------------------------
Pin Signal Pin Signal
No. Name No. Name
1 KPR 51 VCC
2 KPR 52 KPR
3 KPR 53 E_IOB
4 KPR 54 nADoutLE0
5 VCC 55 A_FSB<2>
6 nLDS_IOB 56 nBERR_IOB
7 nUDS_IOB 57 VCC
8 nAS_IOB 58 nVPA_FSB
9 nLDS_FSB 59 A_FSB<4>
10 nDoutOE 60 nWE_FSB
11 nBERR_FSB 61 A_FSB<19>
12 A_FSB<13> 62 GND
13 nDinOE 63 A_FSB<14>
14 A_FSB<20> 64 nDTACK_FSB
15 nROMCS 65 A_FSB<12>
16 A_FSB<5> 66 A_FSB<11>
17 nVMA_IOB 67 A_FSB<3>
18 nUDS_FSB 68 nAoutOE
19 RA<10> 69 GND
20 nDTACK_IOB 70 nAS_FSB
21 GND 71 A_FSB<9>
22 CLK2X_IOB 72 A_FSB<1>
23 CLK_FSB 73 A_FSB<8>
24 nRAS 74 RA<5>
25 nVPA_IOB 75 GND
26 VCC 76 A_FSB<7>
27 CLK_IOB 77 RA<6>
28 KPR 78 A_FSB<23>
29 RA<0> 79 RA<7>
30 KPR 80 A_FSB<21>
31 GND 81 RA<8>
32 KPR 82 A_FSB<17>
33 RA<11> 83 TDO
34 KPR 84 GND
35 RA<2> 85 nADoutLE1
36 KPR 86 A_FSB<15>
37 RA<3> 87 RA<1>
38 VCC 88 VCC
39 KPR 89 A_FSB<10>
40 RA<4> 90 nOE
41 KPR 91 A_FSB<16>
42 RA<9> 92 nRAMLWE
43 KPR 93 A_FSB<18>
44 GND 94 nRAMUWE
45 TDI 95 A_FSB<22>
46 nCAS 96 nROMWE
47 TMS 97 A_FSB<6>
48 TCK 98 VCC
49 KPR 99 nRES
50 nDinLE 100 GND
Legend : NC = Not Connected, unbonded pin
PGND = Unused I/O configured as additional Ground pin
TIE = Unused I/O floating -- must tie to VCC, GND or other signal
KPR = Unused I/O with weak keeper (leave unconnected)
VCC = Dedicated Power Pin
GND = Dedicated Ground Pin
TDI = Test Data In, JTAG pin
TDO = Test Data Out, JTAG pin
TCK = Test Clock, JTAG pin
TMS = Test Mode Select, JTAG pin
PROHIBITED = User reserved pin
**************************** Compiler Options ****************************
Following is a list of all global compiler options used by the fitter run.
Device(s) Specified : xc95144xl-10-TQ100
Optimization Method : SPEED
Multi-Level Logic Optimization : ON
Ignore Timing Specifications : OFF
Default Register Power Up Value : LOW
Keep User Location Constraints : ON
What-You-See-Is-What-You-Get : OFF
Exhaustive Fitting : OFF
Keep Unused Inputs : OFF
Slew Rate : FAST
Power Mode : STD
Ground on Unused IOs : OFF
Set I/O Pin Termination : KEEPER
Global Clock Optimization : ON
Global Set/Reset Optimization : ON
Global Ouput Enable Optimization : ON
Input Limit : 54
Pterm Limit : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
Reference in New Issue View Git Blame Copy Permalink