mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-26 06:49:15 +00:00
15 lines
225 B
Verilog
15 lines
225 B
Verilog
module SET(
|
|
input CLK,
|
|
input nPOR,
|
|
input BACT,
|
|
input A1,
|
|
input SetCSWR,
|
|
output reg SetSndSlow);
|
|
|
|
always @(posedge CLK) begin
|
|
if (!nPOR) SetSndSlow <= 1;
|
|
else if (BACT && SetCSWR) SetSndSlow <= A1;
|
|
end
|
|
|
|
endmodule
|