mirror of
https://github.com/vivier/EMILE.git
synced 2024-09-10 01:54:31 +00:00
363 lines
7.1 KiB
C
363 lines
7.1 KiB
C
/*
|
|
*
|
|
* (c) 2004 Laurent Vivier <Laurent@lvivier.info>
|
|
*
|
|
* portion from penguin booter
|
|
*
|
|
*/
|
|
|
|
#include <stdio.h>
|
|
#include <malloc.h>
|
|
#include <sys/types.h>
|
|
|
|
#include "macos/lowmem.h"
|
|
#include "macos/gestalt.h"
|
|
|
|
#include "misc.h"
|
|
#include "arch.h"
|
|
#ifdef ARCH_M68K
|
|
#include "MMU030.h"
|
|
#include "MMU040.h"
|
|
#endif
|
|
#include "bank.h"
|
|
#include "vga.h"
|
|
|
|
/* MacOS nanokernel data structures (nubus powerPC only)
|
|
* found in Boot/X, thank you Ben ;-)
|
|
*/
|
|
|
|
#ifdef ARCH_PPC
|
|
#define MACOS_MEMMAP_PTR_ADDR 0x5FFFEFF0
|
|
#define MACOS_MEMMAP_SIZE_ADDR 0x5FFFEFF6
|
|
#define MACOS_MEMMAP_BANK_0FFSET 48
|
|
#endif
|
|
|
|
memory_map_t memory_map;
|
|
|
|
static void bank_add_mem(unsigned long logiAddr,
|
|
unsigned long physAddr, unsigned long size)
|
|
{
|
|
int i;
|
|
int j;
|
|
|
|
for (i = 0; i < memory_map.bank_number; i++)
|
|
{
|
|
if ( (memory_map.bank[i].physAddr +
|
|
memory_map.bank[i].size == physAddr) &&
|
|
(memory_map.bank[i].logiAddr +
|
|
memory_map.bank[i].size == logiAddr) )
|
|
{
|
|
memory_map.bank[i].size += size;
|
|
|
|
/* can we merge 2 banks */
|
|
|
|
for (j = 0; j < memory_map.bank_number; j++)
|
|
{
|
|
if ( (memory_map.bank[i].physAddr +
|
|
memory_map.bank[i].size ==
|
|
memory_map.bank[j].physAddr) &&
|
|
(memory_map.bank[i].logiAddr +
|
|
memory_map.bank[i].size ==
|
|
memory_map.bank[j].logiAddr) )
|
|
{
|
|
memory_map.bank[i].size += memory_map.bank[j].size;
|
|
|
|
/* remove bank */
|
|
|
|
memory_map.bank_number--;
|
|
memory_map.bank[j].physAddr = memory_map.bank[memory_map.bank_number].physAddr;
|
|
memory_map.bank[j].logiAddr = memory_map.bank[memory_map.bank_number].logiAddr;
|
|
memory_map.bank[j].size = memory_map.bank[memory_map.bank_number].size;
|
|
return;
|
|
}
|
|
}
|
|
|
|
return;
|
|
}
|
|
else if ( (physAddr + size == memory_map.bank[i].physAddr) &&
|
|
(logiAddr + size == memory_map.bank[i].logiAddr) )
|
|
{
|
|
memory_map.bank[i].physAddr = physAddr;
|
|
memory_map.bank[i].logiAddr = logiAddr;
|
|
memory_map.bank[i].size += size;
|
|
|
|
return;
|
|
}
|
|
}
|
|
|
|
/* not found, create new bank */
|
|
|
|
if (memory_map.bank_number >= MAX_MEM_MAP_SIZE)
|
|
return;
|
|
|
|
memory_map.bank[memory_map.bank_number].physAddr = physAddr;
|
|
memory_map.bank[memory_map.bank_number].logiAddr = logiAddr;
|
|
memory_map.bank[memory_map.bank_number].size = size;
|
|
memory_map.bank_number++;
|
|
}
|
|
|
|
#ifdef ARCH_M68K
|
|
void m68k_init_memory_map()
|
|
{
|
|
#ifdef USE_MMU
|
|
unsigned long logical;
|
|
unsigned long physical;
|
|
int ps;
|
|
#endif
|
|
|
|
memory_map.bank_number = 0;
|
|
if (mmu_type == gestaltNoMMU)
|
|
{
|
|
if (cpu_type == gestalt68000)
|
|
{
|
|
unsigned long start = KERNEL_BASEADDR;
|
|
unsigned long end = ScrnBase - 0x8000;
|
|
bank_add_mem(start, start, end - start);
|
|
}
|
|
else
|
|
bank_add_mem(0, 0, MemTop);
|
|
}
|
|
#ifdef USE_MMU040
|
|
else if (mmu_type == gestalt68040MMU)
|
|
{
|
|
ps = MMU040_get_page_size();
|
|
logical = 0;
|
|
for (logical = 0; logical < MemTop ; logical += ps)
|
|
{
|
|
if (MMU040_logical2physical(logical, &physical) == 0)
|
|
{
|
|
bank_add_mem(logical, physical, ps);
|
|
}
|
|
}
|
|
}
|
|
#endif /* USE_MMU040 */
|
|
#ifdef USE_MMU030
|
|
else
|
|
{
|
|
ps = MMU030_get_page_size();
|
|
logical = 0;
|
|
for (logical = 0; logical < MemTop ; logical += ps)
|
|
{
|
|
if (MMU030_logical2physical(logical, &physical) == 0)
|
|
{
|
|
bank_add_mem(logical, physical, ps);
|
|
}
|
|
}
|
|
}
|
|
#endif /* USE_MMU030 */
|
|
}
|
|
#endif /* ARCH_M68K */
|
|
|
|
#ifdef ARCH_PPC
|
|
void ppc_init_memory_map()
|
|
{
|
|
/* Nubus powerPC */
|
|
|
|
unsigned long *base = *(unsigned long**)MACOS_MEMMAP_PTR_ADDR;
|
|
unsigned long len = *(unsigned short*)MACOS_MEMMAP_SIZE_ADDR;
|
|
|
|
if (len <= MACOS_MEMMAP_BANK_0FFSET)
|
|
return;
|
|
|
|
base = (unsigned long*)((char*)base + MACOS_MEMMAP_BANK_0FFSET);
|
|
len -= MACOS_MEMMAP_BANK_0FFSET;
|
|
|
|
memory_map.bank_number = 0;
|
|
while(len >= 8)
|
|
{
|
|
unsigned long addr = *(unsigned long*)base++;
|
|
unsigned long size = *(unsigned long*)base++;
|
|
|
|
if (size)
|
|
bank_add_mem(addr, addr, size);
|
|
|
|
len -= 8;
|
|
}
|
|
}
|
|
#endif /* ARCH_PPC */
|
|
|
|
void init_memory_map()
|
|
{
|
|
if (arch_type == gestaltPowerPC) {
|
|
#ifdef ARCH_PPC
|
|
ppc_init_memory_map();
|
|
#else
|
|
error("This version of EMILE doesn't support PowePC\n");
|
|
#endif
|
|
}
|
|
else {
|
|
#ifdef ARCH_M68K
|
|
m68k_init_memory_map();
|
|
#else
|
|
error("This version of EMILE doesn't support Motorola 680x0\n");
|
|
#endif
|
|
}
|
|
}
|
|
|
|
#ifdef USE_MMU
|
|
static int bank_find_by_physical(unsigned long physical)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < memory_map.bank_number; i++)
|
|
{
|
|
if ( (memory_map.bank[i].physAddr <= physical) &&
|
|
( physical < memory_map.bank[i].physAddr + memory_map.bank[i].size) )
|
|
return i;
|
|
}
|
|
|
|
return -1;
|
|
}
|
|
|
|
static int bank_find_by_logical(unsigned long logical)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < memory_map.bank_number; i++)
|
|
{
|
|
if ( (memory_map.bank[i].logiAddr <= logical) &&
|
|
( logical < memory_map.bank[i].logiAddr + memory_map.bank[i].size) )
|
|
return i;
|
|
}
|
|
|
|
return -1;
|
|
}
|
|
|
|
int logical2physical(unsigned long logical, unsigned long *physical)
|
|
{
|
|
if ( (mmu_type == gestaltNoMMU) || (mmu_type == gestaltEMMU1) )
|
|
{
|
|
*physical = logical;
|
|
|
|
return 0;
|
|
}
|
|
#if defined(ARCH_M68K)
|
|
#ifdef USE_MMU040
|
|
else if (mmu_type == gestalt68040MMU)
|
|
{
|
|
return MMU040_logical2physical(logical, physical);
|
|
}
|
|
#endif
|
|
#ifdef USE_MMU030
|
|
return MMU030_logical2physical(logical, physical);
|
|
#endif
|
|
#else
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
int physical2logical(unsigned long physical, unsigned long *logical)
|
|
{
|
|
int bank;
|
|
|
|
bank = bank_find_by_physical(physical);
|
|
|
|
if (bank == -1)
|
|
return -1;
|
|
|
|
if (memory_map.bank[bank].physAddr > memory_map.bank[bank].logiAddr)
|
|
*logical = physical - (memory_map.bank[bank].physAddr -
|
|
memory_map.bank[bank].logiAddr);
|
|
else
|
|
*logical = physical + (memory_map.bank[bank].logiAddr -
|
|
memory_map.bank[bank].physAddr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int check_full_in_bank(unsigned long start, unsigned long size)
|
|
{
|
|
int bank0;
|
|
int bank1;
|
|
|
|
bank0 = bank_find_by_logical(start);
|
|
bank1 = bank_find_by_logical(start + size);
|
|
|
|
return (bank0 == bank1);
|
|
}
|
|
#endif /* USE_MMU */
|
|
|
|
unsigned long bank_mem_avail()
|
|
{
|
|
int i;
|
|
unsigned long size = 0;
|
|
|
|
for (i = 0; i < memory_map.bank_number; i++)
|
|
{
|
|
size += memory_map.bank[i].size;
|
|
}
|
|
return size;
|
|
}
|
|
|
|
#ifdef USE_MMU
|
|
void *malloc_contiguous(size_t size)
|
|
{
|
|
void* tmp;
|
|
void* contiguous;
|
|
int bank;
|
|
size_t part_size;
|
|
|
|
tmp = malloc(size);
|
|
if (tmp == NULL)
|
|
return NULL;
|
|
if (check_full_in_bank((unsigned long)tmp, size))
|
|
return tmp;
|
|
|
|
/* not in one contiguous block */
|
|
|
|
bank = bank_find_by_logical((unsigned long)tmp);
|
|
|
|
part_size = memory_map.bank[bank].size -
|
|
((unsigned long)tmp - memory_map.bank[bank].logiAddr);
|
|
free(tmp);
|
|
|
|
tmp = malloc(part_size);
|
|
contiguous = malloc_contiguous(size);
|
|
free(tmp);
|
|
|
|
return contiguous;
|
|
}
|
|
#endif
|
|
|
|
void *malloc_top(size_t size)
|
|
{
|
|
void *top;
|
|
void* tmp;
|
|
long bubble;
|
|
|
|
bubble = bank_mem_avail() - size;
|
|
do {
|
|
tmp = malloc_contiguous(bubble);
|
|
if (tmp)
|
|
{
|
|
top = malloc(size);
|
|
free(tmp);
|
|
if (top)
|
|
return top;
|
|
}
|
|
bubble -= 1024 * 1024; /* decrease of 1 MB */
|
|
} while (bubble > 0);
|
|
|
|
return NULL;
|
|
}
|
|
|
|
#ifdef BANK_DUMP
|
|
void bank_dump()
|
|
{
|
|
int i;
|
|
unsigned long size = 0;
|
|
|
|
printf("Physical memory map:\n");
|
|
for (i = 0; i < memory_map.bank_number; i++)
|
|
{
|
|
printf("%d: 0x%08lx -> 0x%08lx mapped at 0x%08lx -> 0x%08lx\n",
|
|
i,
|
|
memory_map.bank[i].physAddr,
|
|
memory_map.bank[i].physAddr + memory_map.bank[i].size,
|
|
memory_map.bank[i].logiAddr,
|
|
memory_map.bank[i].logiAddr + memory_map.bank[i].size);
|
|
size += memory_map.bank[i].size;
|
|
}
|
|
}
|
|
#endif
|