mirror of
https://github.com/autc04/Retro68.git
synced 2024-11-24 07:31:32 +00:00
204 lines
12 KiB
C
204 lines
12 KiB
C
/* mc9xgate-opc.c -- Freescale XGATE opcode list
|
|
Copyright (C) 1999-2014 Free Software Foundation, Inc.
|
|
Written by Sean Keys (skeys@ipdatasys.com)
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this file; see the file COPYING. If not, write to the
|
|
Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
|
|
MA 02110-1301, USA.
|
|
*/
|
|
|
|
#include <stdio.h>
|
|
#include "ansidecl.h"
|
|
#include "opcode/xgate.h"
|
|
|
|
#define TABLE_SIZE(X) (sizeof(X) / sizeof(X[0]))
|
|
|
|
/* Combination of CCR flags. */
|
|
/* ORDER HI TO LOW NZVC */
|
|
#define XGATE_NZ_BIT XGATE_N_BIT|XGATE_Z_BIT
|
|
#define XGATE_NV_BIT XGATE_N_BIT|XGATE_V_BIT
|
|
#define XGATE_NC_BIT XGATE_N_BIT|XGATE_C_BIT
|
|
#define XGATE_ZV_BIT XGATE_Z_BIT|XGATE_V_BIT
|
|
#define XGATE_ZC_BIT XGATE_Z_BIT|XGATE_C_BIT
|
|
#define XGATE_VC_BIT XGATE_V_BIT|XGATE_C_BIT
|
|
#define XGATE_NVC_BIT XGATE_NV_BIT|XGATE_C_BIT
|
|
#define XGATE_NZC_BIT XGATE_NZ_BIT|XGATE_C_BIT
|
|
#define XGATE_NZV_BIT XGATE_N_BIT|XGATE_Z_BIT|XGATE_V_BIT
|
|
#define XGATE_ZVC_BIT XGATE_VC_BIT|XGATE_Z_BIT
|
|
#define XGATE_NZVC_BIT XGATE_NZV_BIT|XGATE_C_BIT
|
|
|
|
/* Flags when the insn only changes some CCR flags. */
|
|
#define CHG_NONE 0,0,0
|
|
#define CHG_Z 0,0,XGATE_Z_BIT
|
|
#define CHG_C 0,0,XGATE_C_BIT
|
|
#define CHG_ZVC 0,0,XGATE_ZVC_BIT
|
|
#define CHG_NZC 0,0,XGATE_NZC_BIT
|
|
#define CHG_NZV 0,0,XGATE_NZV_BIT
|
|
#define CHG_NZVC 0,0,(XGATE_NZVC_BIT)
|
|
#define CHG_HNZVC 0,0,XGATE_HNZVC_BIT // TODO DELETE
|
|
#define CHG_ALL 0,0,0xff
|
|
|
|
/* The insn clears and changes some flags. */
|
|
#define CLR_I 0,XG_I_BIT,0
|
|
#define CLR_C 0,XGATE_C_BIT,0
|
|
#define CLR_V 0,XGATE_V_BIT,0
|
|
#define CLR_V_CHG_ZC 0,XGATE_V_BIT,XGATE_ZC_BIT
|
|
#define CLR_V_CHG_NZ 0,XGATE_V_BIT,XGATE_NZ_BIT
|
|
#define CLR_V_CHG_ZVC 0,XGATE_V_BIT,XGATE_ZVC_BIT
|
|
#define CLR_N_CHG_ZVC 0,XGATE_N_BIT,XGATE_ZVC_BIT /* Used by lsr */
|
|
#define CLR_VC_CHG_NZ 0,XGATE_VC_BIT,XGATE_NZ_BIT
|
|
|
|
/* The insn sets some flags. */
|
|
#define SET_I XGATE_I_BIT,0,0
|
|
#define SET_C XGATE_C_BIT,0,0
|
|
#define SET_V XGATE_V_BIT,0,0
|
|
#define SET_Z_CLR_NVC XGATE_Z_BIT,XGATE_NVC_BIT,0
|
|
#define SET_C_CLR_V_CHG_NZ XGATE_C_BIT,XGATE_V_BIT,XGATE_NZ_BIT
|
|
#define SET_Z_CHG_HNVC XGATE_Z_BIT,0,XGATE_HNVC_BIT
|
|
|
|
/* operand modes */
|
|
#define OP_NONE XGATE_OP_NONE
|
|
#define OP_INH XGATE_OP_INH
|
|
#define OP_TRI XGATE_OP_TRI
|
|
#define OP_DYA XGATE_OP_DYA
|
|
#define OP_IMM3 XGATE_OP_IMM3
|
|
#define OP_IMM4 XGATE_OP_IMM4
|
|
#define OP_IMM8 XGATE_OP_IMM8
|
|
#define OP_IMM16 XGATE_OP_IMM16
|
|
#define OP_MON XGATE_OP_MON
|
|
#define OP_MON_R_C XGATE_OP_MON_R_C
|
|
#define OP_MON_C_R XGATE_OP_MON_C_R
|
|
#define OP_MON_R_P XGATE_OP_MON_R_P
|
|
#define OP_IDR XGATE_OP_IDR
|
|
#define OP_IDO5 XGATE_OP_IDO5
|
|
#define OP_REL9 XGATE_OP_REL9
|
|
#define OP_REL10 XGATE_OP_REL10
|
|
#define OP_DM XGATE_OP_DYA_MON
|
|
/* macro operand modes */
|
|
#define OP_mADD XGATE_OP_IMM16mADD
|
|
#define OP_mAND XGATE_OP_IMM16mAND
|
|
#define OP_mCPC XGATE_OP_IMM16mCPC
|
|
#define OP_mLDW XGATE_OP_IMM16mLDW
|
|
#define OP_mSUB XGATE_OP_IMM16mSUB
|
|
|
|
#define ALL XGATE_V1|XGATE_V2|XGATE_V3
|
|
|
|
const struct xgate_opcode xgate_opcodes[] = {
|
|
/* Name -+ +--- CPU
|
|
Constraints --+ +----------- CCR changes
|
|
Format -------+ +---------------- Max # cycles
|
|
+------------------- Min # cycles
|
|
Size -------------------------------------+ +-------------------------- Opcode */
|
|
{ "adc", OP_TRI, "00011rrrrrrrrr11", 2, 0x1803, 1, 1, CHG_NZVC, ALL},
|
|
{ "add", OP_TRI, "00011rrrrrrrrr10", 2, 0x1802, 1, 1, CHG_NZVC, ALL},
|
|
{ "addh", OP_IMM8, "11101rrriiiiiiii", 2, 0xE800, 1, 1, CHG_NZVC, ALL},
|
|
{ "addl", OP_IMM8, "11100rrriiiiiiii", 2, 0xE000, 1, 1, CHG_NZVC, ALL},
|
|
{ "and", OP_TRI, "00010rrrrrrrrr00", 2, 0x1000, 1, 1, CHG_NZV, ALL},
|
|
{ "andh", OP_IMM8, "10001rrriiiiiiii", 2, 0x8800, 1, 1, CHG_NZV, ALL},
|
|
{ "andl", OP_IMM8, "10000rrriiiiiiii", 2, 0x8000, 1, 1, CHG_NZV, ALL},
|
|
{ "asr", OP_IMM4, "00001rrriiii1001", 2, 0x0809, 1, 1, CHG_NZVC, ALL},
|
|
{ "asr", OP_DYA, "00001rrrrrr10001", 2, 0x0811, 1, 1, CHG_NZVC, ALL},
|
|
{ "bcc", OP_REL9, "0010000iiiiiiiii", 2, 0x2000, 1, 2, CHG_NONE, ALL},
|
|
{ "bcs", OP_REL9, "0010001iiiiiiiii", 2, 0x2200, 1, 2, CHG_NONE, ALL},
|
|
{ "beq", OP_REL9, "0010011iiiiiiiii", 2, 0x2600, 1, 2, CHG_NONE, ALL},
|
|
{ "bfext", OP_TRI, "01100rrrrrrrrr11", 2, 0x6003, 1, 1, CHG_NZV, ALL},
|
|
{ "bffo", OP_DYA, "00001rrrrrr10000", 2, 0x0810, 1, 1, CHG_NZVC, ALL},
|
|
{ "bfins", OP_TRI, "01101rrrrrrrrr11", 2, 0x6803, 1, 1, CHG_NZV, ALL},
|
|
{"bfinsi", OP_TRI, "01110rrrrrrrrr11", 2, 0x7003, 1, 1, CHG_NZV, ALL},
|
|
{"bfinsx", OP_TRI, "01111rrrrrrrrr11", 2, 0x7803, 1, 1, CHG_NZV, ALL},
|
|
{ "bge", OP_REL9, "0011010iiiiiiiii", 2, 0x3400, 1, 2, CHG_NONE, ALL},
|
|
{ "bgt", OP_REL9, "0011100iiiiiiiii", 2, 0x3800, 1, 2, CHG_NONE, ALL},
|
|
{ "bhi", OP_REL9, "0011000iiiiiiiii", 2, 0x3000, 1, 2, CHG_NONE, ALL},
|
|
{ "bith", OP_IMM8, "10011rrriiiiiiii", 2, 0x9800, 1, 1, CHG_NZV, ALL},
|
|
{ "bitl", OP_IMM8, "10010rrriiiiiiii", 2, 0x9000, 1, 1, CHG_NZV, ALL},
|
|
{ "ble", OP_REL9, "0011101iiiiiiiii", 2, 0x3A00, 1, 2, CHG_NONE, ALL},
|
|
{ "bls", OP_REL9, "0011001iiiiiiiii", 2, 0x3200, 1, 2, CHG_NONE, ALL},
|
|
{ "blt", OP_REL9, "0011011iiiiiiiii", 2, 0x3600, 1, 2, CHG_NONE, ALL},
|
|
{ "bmi", OP_REL9, "0010101iiiiiiiii", 2, 0x2A00, 1, 2, CHG_NONE, ALL},
|
|
{ "bne", OP_REL9, "0010010iiiiiiiii", 2, 0x2400, 1, 2, CHG_NONE, ALL},
|
|
{ "bpl", OP_REL9, "0010100iiiiiiiii", 2, 0x2800, 1, 2, CHG_NONE, ALL},
|
|
{ "bra", OP_REL10, "001111iiiiiiiiii", 2, 0x3C00, 2, 2, CHG_NONE, ALL},
|
|
{ "brk", OP_INH, "0000000000000000", 2, 0x0000, 1, 1, CHG_NONE, ALL},
|
|
{ "bvc", OP_REL9, "0010110iiiiiiiii", 2, 0x2C00, 1, 2, CHG_NONE, ALL},
|
|
{ "bvs", OP_REL9, "0010111iiiiiiiii", 2, 0x2E00, 1, 2, CHG_NONE, ALL},
|
|
{ "cmpl", OP_IMM8, "11010rrriiiiiiii", 2, 0xD000, 1, 1, CHG_NZVC, ALL},
|
|
{ "cpch", OP_IMM8, "11011rrriiiiiiii", 2, 0xD800, 1, 1, CHG_NZVC, ALL},
|
|
{ "csem", OP_IMM3, "00000iii11110000", 2, 0x00F0, 1, 1, CHG_NONE, ALL},
|
|
{ "csem", OP_MON, "00000rrr11110001", 2, 0x00F1, 1, 1, CHG_NONE, ALL},
|
|
{ "csl", OP_IMM4, "00001rrriiii1010", 2, 0x080A, 1, 1, CHG_NZVC, ALL},
|
|
{ "csl", OP_DYA, "00001rrrrrr10010", 2, 0x0812, 1, 1, CHG_NZVC, ALL},
|
|
{ "csr", OP_IMM4, "00001rrriiii1011", 2, 0x080B, 1, 1, CHG_NZVC, ALL},
|
|
{ "csr", OP_DYA, "00001rrrrrr10011", 2, 0x0813, 1, 1, CHG_NZVC, ALL},
|
|
{ "jal", OP_MON, "00000rrr11110110", 2, 0x00F6, 2, 2, CHG_NONE, ALL},
|
|
{ "ldb", OP_IDO5, "01000rrrrrriiiii", 2, 0x4000, 2, 2, CHG_NONE, ALL},
|
|
{ "ldb", OP_IDR, "01100rrrrrrrrrrr", 2, 0x6000, 2, 2, CHG_NONE, ALL},
|
|
{ "ldh", OP_IMM8, "11111rrriiiiiiii", 2, 0xF800, 1, 1, CHG_NONE, ALL},
|
|
{ "ldl", OP_IMM8, "11110rrriiiiiiii", 2, 0xF000, 1, 1, CHG_NONE, ALL},
|
|
{ "ldw", OP_IDO5, "01001rrrrrriiiii", 2, 0x4800, 2, 2, CHG_NONE, ALL},
|
|
{ "ldw", OP_IDR, "01101rrrrrrrrrrr", 2, 0x6800, 2, 2, CHG_NONE, ALL},
|
|
{ "lsl", OP_IMM4, "00001rrriiii1100", 2, 0x080C, 1, 1, CHG_NZVC, ALL},
|
|
{ "lsl", OP_DYA, "00001rrrrrr10100", 2, 0x0814, 1, 1, CHG_NZVC, ALL},
|
|
{ "lsr", OP_IMM4, "00001rrriiii1101", 2, 0x080D, 1, 1, CHG_NZVC, ALL},
|
|
{ "lsr", OP_DYA, "00001rrrrrr10101", 2, 0x0815, 1, 1, CHG_NZVC, ALL},
|
|
{ "nop", OP_INH, "0000000100000000", 2, 0x0100, 1, 1, CHG_NONE, ALL},
|
|
{ "or", OP_TRI, "00010rrrrrrrrr10", 2, 0x1002, 1, 1, CHG_NZV, ALL},
|
|
{ "orh", OP_IMM8, "10101rrriiiiiiii", 2, 0xA800, 1, 1, CHG_NZV, ALL},
|
|
{ "orl", OP_IMM8, "10100rrriiiiiiii", 2, 0xA000, 1, 1, CHG_NZV, ALL},
|
|
{ "par", OP_MON, "00000rrr11110101", 2, 0x00F5, 1, 1, CHG_NZV, ALL},
|
|
{ "rol", OP_IMM4, "00001rrriiii1110", 2, 0x080E, 1, 1, CHG_NZV, ALL},
|
|
{ "rol", OP_DYA, "00001rrrrrr10110", 2, 0x0816, 1, 1, CHG_NZV, ALL},
|
|
{ "ror", OP_IMM4, "00001rrriiii1111", 2, 0x080F, 1, 1, CHG_NZV, ALL},
|
|
{ "ror", OP_DYA, "00001rrrrrr10111", 2, 0x0817, 1, 1, CHG_NZV, ALL},
|
|
{ "rts", OP_INH, "0000001000000000", 2, 0x0200, 2, 2, CHG_NONE, ALL},
|
|
{ "sbc", OP_TRI, "00011rrrrrrrrr01", 2, 0x1801, 1, 1, CHG_NZV, ALL},
|
|
{ "ssem", OP_IMM3, "00000iii11110010", 2, 0x00F2, 2, 2, CHG_C, ALL},
|
|
{ "ssem", OP_MON, "00000rrr11110011", 2, 0x00F3, 2, 2, CHG_C, ALL},
|
|
{ "sex", OP_MON, "00000rrr11110100", 2, 0x00F4, 1, 1, CHG_NZV, ALL},
|
|
{ "sif", OP_INH, "0000001100000000", 2, 0x0300, 2, 2, CHG_NONE, ALL},
|
|
{ "sif", OP_MON, "00000rrr11110111", 2, 0x00F7, 2, 2, CHG_NONE, ALL},
|
|
{ "stb", OP_IDO5, "01010rrrrrriiiii", 2, 0x5000, 2, 2, CHG_NONE, ALL},
|
|
{ "stb", OP_IDR, "01110rrrrrrrrrrr", 2, 0x7000, 2, 2, CHG_NONE, ALL},
|
|
{ "stw", OP_IDO5, "01011rrrrrriiiii", 2, 0x5800, 2, 2, CHG_NONE, ALL},
|
|
{ "stw", OP_IDR, "01111rrrrrrrrrrr", 2, 0x7800, 2, 2, CHG_NONE, ALL},
|
|
{ "sub", OP_TRI, "00011rrrrrrrrr00", 2, 0x1800, 1, 1, CHG_NZVC, ALL},
|
|
{ "subh", OP_IMM8, "11001rrriiiiiiii", 2, 0xC800, 1, 1, CHG_NZVC, ALL},
|
|
{ "subl", OP_IMM8, "11000rrriiiiiiii", 2, 0xC000, 1, 1, CHG_NZVC, ALL},
|
|
{ "tfr", OP_MON_R_C, "00000rrr11111000", 2, 0x00F8, 1, 1, CHG_NONE, ALL},
|
|
{ "tfr", OP_MON_C_R, "00000rrr11111001", 2, 0x00F9, 1, 1, CHG_NONE, ALL},
|
|
{ "tfr", OP_MON_R_P, "00000rrr11111010", 2, 0x00FA, 1, 1, CHG_NONE, ALL},
|
|
{ "xnor", OP_TRI, "00010rrrrrrrrr11", 2, 0x1003, 1, 1, CHG_NZV, ALL},
|
|
{ "xnorh", OP_IMM8, "10111rrriiiiiiii", 2, 0xB800, 1, 1, CHG_NZV, ALL},
|
|
{ "xnorl", OP_IMM8, "10110rrriiiiiiii", 2, 0xB000, 1, 1, CHG_NZV, ALL},
|
|
/* macro and alias codes */
|
|
{ "add", OP_mADD, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "and", OP_mAND, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "bhs", OP_REL9, "0010000iiiiiiiii", 2, 0x2000, 0, 0, CHG_NONE, ALL},
|
|
{ "blo", OP_REL9, "0010001iiiiiiiii", 2, 0x2200, 0, 0, CHG_NONE, ALL},
|
|
{ "cmp", OP_mCPC, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "cmp", OP_DYA, "00011sssrrrrrr00", 2, 0x1800, 0, 0, CHG_NZVC, ALL},
|
|
{ "com", OP_DM, "00010rrrsssrrr11", 2, 0x1003, 0, 0, CHG_NZVC, ALL},
|
|
{ "com", OP_DYA, "00010rrrsssrrr11", 2, 0x1003, 0, 0, CHG_NZV, ALL},
|
|
{ "cpc", OP_DYA, "00011sssrrrrrr01", 2, 0x1801, 0, 0, CHG_NZVC, ALL},
|
|
{ "ldd", OP_mLDW, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "ldw", OP_mLDW, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "mov", OP_DYA, "00010rrrsssrrr10", 2, 0x1002, 0, 0, CHG_NZVC, ALL},
|
|
{ "neg", OP_DYA, "00011rrrsssrrr00", 2, 0x1800, 0, 0, CHG_NZVC, ALL},
|
|
{ "sub", OP_mSUB, "----------------", 4, 0, 0, 0, CHG_NONE, ALL},
|
|
{ "tst", OP_MON, "00011sssrrrsss00", 2, 0x1800, 0, 0, CHG_NZV, ALL}
|
|
};
|
|
|
|
const int xgate_num_opcodes = TABLE_SIZE (xgate_opcodes);
|