Macintosh-Tools/dingusppc
1
0
Fork 0
mirror of https://github.com/dingusdev/dingusppc.git synced 2026-04-25 03:18:05 +00:00
Code Issues Projects Releases Wiki Activity

Compile fixes

Browse Source
This commit is contained in:
dingusdev
2024-10-17 19:41:58 -07:00
parent 329bcc68b1
commit 28ec650e4f
2 changed files with 13 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
cpu/ppc/ppcfpopcodes.cpp
+12 -12
View File
@@ -222,7 +222,7 @@ void dppc_interpreter::ppc_fdiv() {
ppc_store_dfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if (isinf(val_reg_a) && isinf(val_reg_b))
if (std::isinf(val_reg_a) && std::isinf(val_reg_b))
ppc_state.fpscr |= VXIDI;
if ((val_reg_a == 0.0) && (val_reg_b == 0.0))
@@ -245,7 +245,7 @@ void dppc_interpreter::ppc_fmul() {
ppc_store_dfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
if (rec)
@@ -270,7 +270,7 @@ void dppc_interpreter::ppc_fmadd() {
if (((val_reg_a == inf) && (val_reg_b == -inf)) || ((val_reg_a == -inf) && (val_reg_b == inf)))
ppc_state.fpscr |= VXISI;
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
if (rec)
@@ -291,7 +291,7 @@ void dppc_interpreter::ppc_fmsub() {
ppc_store_dfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
double inf = std::numeric_limits<double>::infinity();
@@ -323,7 +323,7 @@ void dppc_interpreter::ppc_fnmadd() {
if (((val_reg_a == inf) && (val_reg_b == -inf)) || ((val_reg_a == -inf) && (val_reg_b == inf)))
ppc_state.fpscr |= VXISI;
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
if (rec)
@@ -344,7 +344,7 @@ void dppc_interpreter::ppc_fnmsub() {
ppc_store_dfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
double inf = std::numeric_limits<double>::infinity();
@@ -410,7 +410,7 @@ void dppc_interpreter::ppc_fdivs() {
double ppc_dblresult64_d = (float)(val_reg_a / val_reg_b);
if (isinf(val_reg_a) && isinf(val_reg_b))
if (std::isinf(val_reg_a) && std::isinf(val_reg_b))
ppc_state.fpscr |= VXIDI;
if ((val_reg_a == 0.0) && (val_reg_b == 0.0))
@@ -434,7 +434,7 @@ void dppc_interpreter::ppc_fmuls() {
double ppc_dblresult64_d = (float)(val_reg_a * val_reg_c);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
ppc_store_sfpresult_flt(reg_d, ppc_dblresult64_d);
@@ -463,7 +463,7 @@ void dppc_interpreter::ppc_fmadds() {
if (((val_reg_a == inf) && (val_reg_b == -inf)) || ((val_reg_a == -inf) && (val_reg_b == inf)))
ppc_state.fpscr |= VXISI;
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
if (rec)
@@ -488,7 +488,7 @@ void dppc_interpreter::ppc_fmsubs() {
ppc_store_sfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
double inf = std::numeric_limits<double>::infinity();
@@ -520,7 +520,7 @@ void dppc_interpreter::ppc_fnmadds() {
if (((val_reg_a == inf) && (val_reg_b == -inf)) || ((val_reg_a == -inf) && (val_reg_b == inf)))
ppc_state.fpscr |= VXISI;
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
if (rec)
@@ -541,7 +541,7 @@ void dppc_interpreter::ppc_fnmsubs() {
ppc_store_sfpresult_flt(reg_d, ppc_dblresult64_d);
fpresult_update(ppc_dblresult64_d);
if ((isinf(val_reg_a) && (val_reg_c == 0.0)) || (isinf(val_reg_c) && (val_reg_a == 0.0)))
if ((std::isinf(val_reg_a) && (val_reg_c == 0.0)) || (std::isinf(val_reg_c) && (val_reg_a == 0.0)))
ppc_state.fpscr |= VXIMZ;
double inf = std::numeric_limits<double>::infinity();