Macintosh-Tools/dingusppc
1
0
Fork 0
mirror of https://github.com/dingusdev/dingusppc.git synced 2024-06-22 14:29:30 +00:00
Code Issues Projects Releases Wiki Activity

More tests to reaveal wrong disassembly.

Browse Source
This commit is contained in:
Maxim Poliakovski 2020-03-01 18:21:57 +01:00
parent 7978d9d59f
commit cbb46e8f30
1 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
cpu/ppc/test/ppcdisasmtest.csv
View File

@ -64,6 +64,8 @@
# indexed load/store instructions, primary opcode 0x1F
0xFFF00100,0x7D49F02E,lwzx,r10,r9,r30
0xFFF00100,0x7C00002E,lwzx,r0,0,r0
0xFFF00100,0x7C20082E,lwzx,r1,0,r1
0xFFF00100,0x7FAB806E,lwzux,r29,r11,r16
0xFFF00100,0x7C0820AE,lbzx,r0,r8,r4
0xFFF00100,0x7F47E8EE,lbzux,r26,r7,r29
@ -184,6 +186,16 @@
0xFFF00100,0x7D838120,mtcrf,0x38,r12
0xFFF00100,0x7D080120,mtcrf,0x80,r8
0xFFF00100,0x7E007120,mtcrf,0x07,r16
0xFFF00100,0x7C2FF120,mtcr,r1
# logical operations with the condition register
0xFFF00100,0x4C422A02,crand,eq,eq,4*cr1+gt
0xFFF00100,0x4FCAF902,crandc,4*cr7+eq,4*cr2+eq,4*cr7+so
0xFFF00100,0x4E756242,creqv,4*cr4+so,4*cr5+gt,4*cr3+lt
0xFFF00100,0x4F58C9C2,crnand,4*cr6+eq,4*cr6+lt,4*cr6+gt
0xFFF00100,0x4C411382,cror,eq,gt,eq
0xFFF00100,0x4C402342,crorc,eq,lt,4*cr1+lt
0xFFF00100,0x4C003982,crxor,lt,lt,4*cr1+so
# rotation instructions and their simplified mnemonics
#0xFFF00100,0x5084442E,rlwimi,r4,r4,8,16,23
@ -357,6 +369,7 @@
# compare instructions
0xFFF00100,0x7C15A000,cmpw,r21,r20
0xFFF00100,0x7FBFB800,cmp,cr7,r31,r23
0xFFF00100,0x7C053040,cmplw,r5,r6
0xFFF00100,0x7F804840,cmplw,cr7,r0,r9
0xFFF00100,0x2F800000,cmpwi,cr7,r0,0x0
0xFFF00100,0x298E0022,cmplwi,cr3,r14,0x22
@ -373,6 +386,8 @@
0xFFF00100,0x7E000400,mcrxr,cr4
0xFFF00100,0xFFE0004C,mtfsb1,31
0xFFF00100,0xFFE0048F,mffs.,f31
0xFFF00100,0x7C2000A6,mfmsr,r1
0xFFF00100,0x7C000124,mtmsr,r0
0xFFF00100,0x7FEF01A4,mtsr,15,r31
0xFFF00100,0x7C6021E4,mtsrin,r3,r4
0xFFF00100,0x7CA305AA,stswi,r5,r3,0x20

1 # Test data for PowerPC disassembler supplied as comma-separated values
64 0xFFF00100,0x7F47E8EE,lbzux,r26,r7,r29 0xFFF00100,0x7FAB806E,lwzux,r29,r11,r16
65 0xFFF00100,0x7C01612E,stwx,r0,r1,r12 0xFFF00100,0x7C0820AE,lbzx,r0,r8,r4
66 0xFFF00100,0x7FC3996E,stwux,r30,r3,r19 0xFFF00100,0x7F47E8EE,lbzux,r26,r7,r29
67 0xFFF00100,0x7C01612E,stwx,r0,r1,r12
68 0xFFF00100,0x7FC3996E,stwux,r30,r3,r19
69 0xFFF00100,0x7D2C09AE,stbx,r9,r12,r1
70 0xFFF00100,0x7C8531EE,stbux,r4,r5,r6
71 0xFFF00100,0x7C94DA2E,lhzx,r4,r20,r27
186 0xFFF00100,0x5485007E,clrlwi,r5,r4,1 0xFFF00100,0x4C402342,crorc,eq,lt,4*cr1+lt
187 0xFFF00100,0x572007FF,clrlwi.,r0,r25,31 0xFFF00100,0x4C003982,crxor,lt,lt,4*cr1+so
188 0xFFF00100,0x5404003C,clrrwi,r4,r0,1 # rotation instructions and their simplified mnemonics
189 #0xFFF00100,0x5084442E,rlwimi,r4,r4,8,16,23
190 0xFFF00100,0x54DF0FBC,clrlslwi,r31,r6,31,1
191 0xFFF00100,0x54DFF042,clrlslwi,r31,r6,31,30
192 0xFFF00100,0x54DF087C,clrlslwi,r31,r6,2,1
193 0xFFF00100,0x54A30FBC,clrlslwi,r3,r5,31,1
194 0xFFF00100,0x547AE884,clrlslwi,r26,r3,31,29
195 0xFFF00100,0x5485007E,clrlwi,r5,r4,1
196 0xFFF00100,0x572007FF,clrlwi.,r0,r25,31
197 0xFFF00100,0x5404003C,clrrwi,r4,r0,1
198 0xFFF00100,0x54000001,clrrwi.,r0,r0,31
199 0xFFF00100,0x54000001,clrrwi.,r0,r0,31 0xFFF00100,0x558C083A,extlwi,r12,r12,30,1
200 0xFFF00100,0x558C083A,extlwi,r12,r12,30,1 0xFFF00100,0x55CEF839,extlwi.,r14,r14,29,31
201 0xFFF00100,0x55CEF839,extlwi.,r14,r14,29,31 0xFFF00100,0x558CF83A,extlwi,r12,r12,30,31
369 0xFFF00100,0x7CA305AA,stswi,r5,r3,0x20 0xFFF00100,0x7FEF01A4,mtsr,15,r31
370 0xFFF00100,0x7D453D2A,stswx,r10,r5,r7 0xFFF00100,0x7C6021E4,mtsrin,r3,r4
371 0xFFF00100,0x7C0002E4,tlbia 0xFFF00100,0x7CA305AA,stswi,r5,r3,0x20
372 0xFFF00100,0x7D453D2A,stswx,r10,r5,r7
373 0xFFF00100,0x7C004A64,tlbie,r9 0xFFF00100,0x7C0002E4,tlbia
374 # various simplified (extended) mnemonics 0xFFF00100,0x7C004A64,tlbie,r9
375 0xFFF00100,0x60000000,nop # various simplified (extended) mnemonics
386 # POWER/PPC601 specific instructions 0xFFF00100,0x7C642D90,dc.l,0x7C642D90
387 0xFFF00100,0x7C440426,clcs,r2,r4 # POWER/PPC601 specific instructions
388 0xFFF00100,0x24000800,dozi,r0,r0,0x800 0xFFF00100,0x7C440426,clcs,r2,r4
389 0xFFF00100,0x24000800,dozi,r0,r0,0x800
390 0xFFF00100,0x7C00003A,maskg,r0,r0,r0
391 0xFFF00100,0x7C00003A,maskg,r0,r0,r0 0xFFF00100,0x7E3EE43A,maskir,r30,r17,r28
392 0xFFF00100,0x7E3EE43A,maskir,r30,r17,r28 0xFFF00100,0x58411800,rlmi,r1,r2,r3,0,0
393 0xFFF00100,0x58411800,rlmi,r1,r2,r3,0,0 0xFFF00100,0x58411801,rlmi.,r1,r2,r3,0,0