901 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Maxim Poliakovski	617f75851b	Initial emulation of the GrandCentral I/O controller.	2022-05-21 14:51:27 +02:00
Maxim Poliakovski	fc3901676b	Heathrow: use common PCI configuration code.	2022-05-21 14:51:27 +02:00
Maxim Poliakovski	fcfb2372b9	MPC106: use common PCI configuration code.	2022-05-21 14:51:27 +02:00
Maxim Poliakovski	36098af5eb	ATIRage: use common PCI configuration code.	2022-05-21 14:51:27 +02:00
Maxim Poliakovski	d863fa0c80	Bandit: use common PCI configuration code.	2022-05-21 14:51:27 +02:00
Maxim Poliakovski	1f67a57d7b	Common code for handling PCI config space.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	9d7d9f3103	MACE: add MaceEnet namespace.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	8d9691cc6f	MESH: add MeshScsi namespace.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	6c564cb720	amic: fix MACE register range.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	4b32e9bd30	Initial emulation of the Platinum Memory controller.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	23a046d889	Refine Bandit config address handling.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	cdb34032bc	Initial emulation of the Bandit ARBus-to-PCI bridge.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	74f4dbd7e6	pcihost: pull common code from Grackle.	2022-05-21 14:51:26 +02:00
Maxim Poliakovski	8889759f33	GrandCentral: improve error logging.	2022-05-21 14:45:33 +02:00
dingusdev	372a5dfe1a	Merge pull request #26 from dingusdev/gh-actions ... Create cmake.yml	2022-05-20 10:47:01 -07:00
Maxim Poliakovski	22988f9e28	machinecatalyst: disable ATI Mach64 card hack.	2022-05-20 09:26:04 +02:00
Maxim Poliakovski	de2b149056	Create cmake.yml	2022-05-19 23:57:30 +02:00
Maxim Poliakovski	533edf6ef5	GrandCentral: properly connect Curio SCSI.	2022-05-17 13:27:58 +02:00
Maxim Poliakovski	9d89c5f64e	ppcopcodes: fix mcrf (again).	2022-05-17 08:44:50 +02:00
Maxim Poliakovski	b26baaaeff	CharIoStdin: disable SIGINT generation with Ctrl-C.	2022-05-07 23:42:33 +02:00
Maxim Poliakovski	e0b94e0b47	ESCC: connect NULL and STDIO backends.	2022-05-07 21:47:22 +02:00
Maxim Poliakovski	d4c08bbe31	Fix ESCC register addressing.	2022-05-07 21:47:22 +02:00
Maxim Poliakovski	be4f835e6c	New machine: Catalyst (PM7200).	2022-05-07 21:47:14 +02:00
Maxim Poliakovski	57b102dae2	ATI Mach64 GX controller emulation.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	0e09ecdfa4	displayid: constructor with parameters.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	8fcdc5298a	videoctrl: add pixel_depth member.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	3a4f22f459	Move ATI Mach64 definitions to separate header.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	b78f17c161	pcidevice: loading of expansion ROMs from files.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	4bba61a920	Bandit: implement I/O space transactions.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	d64f901f85	Bandit: implement address mask register.	2022-04-13 23:31:44 +02:00
Maxim Poliakovski	883aac2d05	ofnvram: implement changing of string variables.	2022-04-13 23:27:53 +02:00
Maxim Poliakovski	f6e5d72e3c	videoctrl: fix surface size.	2022-04-13 23:27:53 +02:00
Maxim Poliakovski	c967eb3c65	ATIRage: hack to support OF output.	2022-04-13 23:27:53 +02:00
Maxim Poliakovski	89d453b4be	debugger: add printenv and setenv commands.	2022-04-13 23:27:53 +02:00
Maxim Poliakovski	ba8e3b657c	Utility class for viewing/changing OF NVRAM variables.	2022-03-29 01:55:11 +02:00
Maxim Poliakovski	4d87ed9b38	Make NVRAM a full-fledged HW component.	2022-03-29 01:55:11 +02:00
Maxim Poliakovski	d71a7b8694	GrandCentral: basic device interrupt handling.	2022-03-28 18:33:59 +02:00
Maxim Poliakovski	e01d0e3d59	GrandCentral: external SCSI (Curio style).	2022-03-28 18:26:47 +02:00
Maxim Poliakovski	1d86375061	Implement MPC601 style RTC.	2022-03-28 18:26:47 +02:00
Maxim Poliakovski	4525fd50cc	GrandCentral: fix access to NVRAM subdevice.	2022-03-28 18:26:47 +02:00
Maxim Poliakovski	29ce960dbf	GrandCentral: access to ESCC and board reg 1.	2022-03-28 18:26:47 +02:00
Maxim Poliakovski	ac5078f133	Platinum: implement memory controller registers.	2022-03-28 18:26:47 +02:00
Maxim Poliakovski	276cd37cfe	Heathrow: interrupt registers & mode 1 interrupts.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	1500c63e26	Initial emulation of the GrandCentral I/O controller.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	4c45b3dfa2	Heathrow: use common PCI configuration code.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	574677490f	MPC106: use common PCI configuration code.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	e47b66e1af	ATIRage: use common PCI configuration code.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	73aa68bc30	Bandit: use common PCI configuration code.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	3bce7bb1ea	Common code for handling PCI config space.	2022-03-14 18:13:47 +01:00
Maxim Poliakovski	6d004f0bf8	MACE: add MaceEnet namespace.	2022-03-14 18:13:47 +01:00