136 lines
3.3 KiB
Rust
136 lines
3.3 KiB
Rust
|
|
use std::rc::Rc;
|
|
use std::cell::RefCell;
|
|
|
|
use moa_core::{warn, info};
|
|
use moa_core::{Bus, Signal, Error, Address, Addressable, Transmutable};
|
|
|
|
|
|
const DEV_NAME: &str = "coprocessor";
|
|
|
|
pub struct CoprocessorCoordinator {
|
|
bus_request: Signal<bool>,
|
|
reset: Signal<bool>,
|
|
}
|
|
|
|
|
|
impl CoprocessorCoordinator {
|
|
pub fn new(reset: Signal<bool>, bus_request: Signal<bool>) -> Self {
|
|
Self {
|
|
bus_request,
|
|
reset,
|
|
}
|
|
}
|
|
}
|
|
|
|
impl Addressable for CoprocessorCoordinator {
|
|
fn len(&self) -> usize {
|
|
0x4000
|
|
}
|
|
|
|
fn read(&mut self, addr: Address, data: &mut [u8]) -> Result<(), Error> {
|
|
match addr {
|
|
0x100 => {
|
|
data[0] = if self.bus_request.get() && self.reset.get() { 0x01 } else { 0x00 };
|
|
},
|
|
_ => { warn!("{}: !!! unhandled read from {:0x}", DEV_NAME, addr); },
|
|
}
|
|
info!("{}: read from register {:x} of {:?}", DEV_NAME, addr, data);
|
|
Ok(())
|
|
}
|
|
|
|
fn write(&mut self, addr: Address, data: &[u8]) -> Result<(), Error> {
|
|
info!("{}: write to register {:x} with {:x}", DEV_NAME, addr, data[0]);
|
|
match addr {
|
|
0x000 => { /* ROM vs DRAM mode */ },
|
|
0x100 => {
|
|
self.bus_request.set(data[0] != 0);
|
|
},
|
|
0x200 => {
|
|
self.reset.set(data[0] == 0);
|
|
},
|
|
_ => { warn!("{}: !!! unhandled write {:0x} to {:0x}", DEV_NAME, data[0], addr); },
|
|
}
|
|
Ok(())
|
|
}
|
|
}
|
|
|
|
impl Transmutable for CoprocessorCoordinator {
|
|
fn as_addressable(&mut self) -> Option<&mut dyn Addressable> {
|
|
Some(self)
|
|
}
|
|
}
|
|
|
|
|
|
pub struct CoprocessorBankRegister {
|
|
base: Signal<Address>,
|
|
}
|
|
|
|
impl CoprocessorBankRegister {
|
|
pub fn new(base: Signal<Address>) -> Self {
|
|
Self {
|
|
base,
|
|
}
|
|
}
|
|
}
|
|
|
|
impl Addressable for CoprocessorBankRegister {
|
|
fn len(&self) -> usize {
|
|
0x01
|
|
}
|
|
|
|
fn read(&mut self, _addr: Address, _data: &mut [u8]) -> Result<(), Error> {
|
|
Ok(())
|
|
}
|
|
|
|
fn write(&mut self, _addr: Address, data: &[u8]) -> Result<(), Error> {
|
|
let value = ((self.base.get() >> 1) | ((data[0] as Address) << 23)) & 0xFF8000;
|
|
//let value = ((self.base.get() << 1) | ((data[0] as Address) << 15)) & 0xFF8000;
|
|
println!("New base is {:x}", value);
|
|
self.base.set(value);
|
|
Ok(())
|
|
}
|
|
}
|
|
|
|
impl Transmutable for CoprocessorBankRegister {
|
|
fn as_addressable(&mut self) -> Option<&mut dyn Addressable> {
|
|
Some(self)
|
|
}
|
|
}
|
|
|
|
|
|
pub struct CoprocessorBankArea {
|
|
base: Signal<Address>,
|
|
bus: Rc<RefCell<Bus>>,
|
|
}
|
|
|
|
impl CoprocessorBankArea {
|
|
pub fn new(base: Signal<Address>, bus: Rc<RefCell<Bus>>) -> Self {
|
|
Self {
|
|
base,
|
|
bus,
|
|
}
|
|
}
|
|
}
|
|
|
|
impl Addressable for CoprocessorBankArea {
|
|
fn len(&self) -> usize {
|
|
0x8000
|
|
}
|
|
|
|
fn read(&mut self, addr: Address, data: &mut [u8]) -> Result<(), Error> {
|
|
self.bus.borrow_mut().read(self.base.get() + addr, data)
|
|
}
|
|
|
|
fn write(&mut self, addr: Address, data: &[u8]) -> Result<(), Error> {
|
|
self.bus.borrow_mut().write(self.base.get() + addr, data)
|
|
}
|
|
}
|
|
|
|
impl Transmutable for CoprocessorBankArea {
|
|
fn as_addressable(&mut self) -> Option<&mut dyn Addressable> {
|
|
Some(self)
|
|
}
|
|
}
|
|
|