forked from Apple-2-HW/GR8RAM
Added transfer counters
This commit is contained in:
parent
6a33e1adb0
commit
209afbc5c5
@ -73,6 +73,10 @@ module GR8RAM(C7M, C7M_2, Q3, PHI0in, PHI1in, nRES, nMode,
|
||||
/* Increment Control */
|
||||
reg IncAddrL = 0, IncAddrM = 0, IncAddrH = 0;
|
||||
|
||||
/* Transfer Counters */
|
||||
reg [15:0] TCnt = 0;
|
||||
reg [15:0] Dest = 0;
|
||||
|
||||
/* CAS rising/falling edge components */
|
||||
// These are combined to create the CAS outputs.
|
||||
reg CASr = 0, CAS0f = 0, CAS1f = 0;
|
||||
|
Loading…
Reference in New Issue
Block a user