<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="6.5.0">
<drawing>
<library>
<description>&lt;h3&gt;DigitalIC -- ELL-i open source co-op Eagle libraries&lt;/h3&gt;

&lt;p&gt;In this library you'll find digital ICs, such as MCUs, that are used in the ELL-i boards.&lt;/p&gt;

&lt;p&gt;Whenever possible, we prefer to use the components from the &lt;a href="https://github.com/Ell-i/SparkFun-Eagle-Libraries"&gt;SparkFun Public Eagle PCB Footprints&lt;/a&gt;, as they are available from &lt;a href="https://github.com/"&gt;GitHub&lt;/a&gt;. Whenever possible, we also prefer to push our components to the SparkFun libraries.  However, this is not always possible, and therefore we have our own libraries that for the most part contain components that cannot be found in the SparkFun libraries.&lt;/p&gt;</description>
<packages>
<package name="QFN-24_4MM">
<description>&lt;h3&gt;24 leads Quad-flat no-leads package (QNF)&lt;/h3&gt;

&lt;p&gt;4x4 mm, 0.5 mm pitch.   See the SparkFun-DigitalIC.lbr for additional QFN24 packages.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/QFN"&gt;Wikipedia article on QFNs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="QFN-24_4MM-H">
<description>&lt;h3&gt;24 leads Quad-flat no-leads package (QNF) with a hole&lt;/h3&gt;

&lt;p&gt;4x4 mm, 0.5 mm pitch, with a central hole.  This footprint may be better than the regular one, depending on your process and intentions.  See the SparkFun-DigitalIC.lbr for additional QFN24 packages.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/QFN"&gt;Wikipedia article on QFNs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="LQFP144">
<description>&lt;h3&gt;144 leads Low Profile Quad Flat Package (LQFP)&lt;/h3&gt;

&lt;p&gt;20x20 mm, 0.5 mm pitch, 1.5 mm height.&lt;/p&gt;

&lt;p&gt;&lt;b&gt;Note&lt;/b&gt; that this package has a "phantom" pad in the middle of it, i.e. a pad whose size is 0.00x0.00 mm, and who is named as NC (not connected).  This is needed as the STM32F42x has an extra pin (BYPASS_REG) in the WLCSP143 package, while it does not have it in the LQFP package.  This avoids us from having two different devices.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/LQFP"&gt;Wikipedia article on QFPs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="TQFP144">
<description>&lt;h3&gt;144 leads Thin Profile Quad Flat Package (TQFP)&lt;/h3&gt;

&lt;p&gt;20x20 mm, 0.5 mm pitch, 1 mm height.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/TQFP"&gt;Wikipedia article on QFPs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="LQFP100">
<description>&lt;h3&gt;100 leads Low Profile Quad Flat Package (LQFP)&lt;/h3&gt;

&lt;p&gt;14x14 mm, 0.5 mm pitch.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/LQFP"&gt;Wikipedia article on QFPs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="WLCSP143">
<description>&lt;h3&gt;143 balls Wafer Level Chip-Size Package (WLCSP)&lt;/h3&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/WLCSP"&gt;Wikipedia article&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;

&lt;p&gt;&lt;b&gt;Not&lt;/b&gt; proven in production.  Probably faulty, needs at least a review.&lt;/p&gt;</description>
</package>
<package name="LQFP48">
<description>&lt;h3&gt;48 leads Low Profile Quad Flat Package (LQFP)&lt;/h3&gt;

&lt;p&gt;7x7 mm, 0.5 mm pitch.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/LQFP"&gt;Wikipedia article on QFPs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="LQFP64">
<description>&lt;h3&gt;64 leads Low Profile Quad Flat Package (LQFP)&lt;/h3&gt;

&lt;p&gt;10x10 mm, 0.5 mm pitch.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/LQFP"&gt;Wikipedia article on QFPs&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="CSBGA132-MACHXO2">
<description>&lt;h3&gt;132 balls chip sized Ball Grid Array (BGA) for Lattice MachXO2 series FPGAs&lt;/h3&gt;

&lt;p&gt;8x8 mm, 0.5 mm pitch.&lt;/p&gt;

&lt;p&gt;&lt;b&gt;Note&lt;/b&gt; that this package has extra non-connected invisible 0.0x0.0 sized pads, in the middle, named NC1-NC7.  That facilitates allowing csBGA 132 and TQFP 144 packages to be used with the same device.&lt;/p&gt;

&lt;p&gt;&lt;b&gt;Note&lt;/b&gt; that this package extra annotation in the Docu layer, showing which balls form together pin pairs in the FPGA pin assignment.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;Lattice &lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/PackageDiagrams.pdf"&gt;Package Diagrams&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="CSBGA132-ICE40">
<description>&lt;h3&gt;132 balls chip sized Ball Grid Array (BGA) for Lattice iCE40 series FPGAs&lt;/h3&gt;

&lt;p&gt;8x8 mm, 0.5 mm pitch.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;Lattice &lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/PackageDiagrams.pdf"&gt;Package Diagrams&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
</package>
<package name="QFN-32">
<description>&lt;h3&gt;QFN 32-Pin package w/ Thermal Pad&lt;/h3&gt;
&lt;p&gt;&lt;b&gt;Note: Unproven!&lt;/b&gt;
&lt;p&gt;&lt;b&gt;Note&lt;/b&gt; that this package has two "phantom" pad in the middle of it, i.e. a pads whose size is 0.00x0.00 mm, and who are named as NC (not connected).  This avoids us from having two different ERP symbols.&lt;/p&gt;
&lt;p&gt;Copied from SparkFun-DigitalIC.lbr&lt;/p&gt;</description>
</package>
<package name="QFP50P1200X1200X120-64N">
</package>
<package name="SOIC-16-NARROW">
<description>&lt;p&gt;
SOIC-16 package, narrow
&lt;/p&gt;
&lt;p&gt;
10 mm long, 6 mm wide.
150 mil (1.27 mm) pin spacing, 0.65 mm pad width, 1.75 mm pad length.
&lt;/p&gt;
&lt;p&gt;
JEDEC MS-012
&lt;/p&gt;
&lt;p&gt;
Not reviewed
&lt;/p&gt;
&lt;p&gt;
&lt;a href="http://grabcad.com/library/soic-package-narrow-8-10-14-and-16-pins-1"&gt;Possible step model&lt;/a&gt;
&lt;/p&gt;</description>
</package>
<package name="TQFP44-0.8MM">
<description>&lt;h3&gt;44-pin TGFP, 0.8 mm pitch, 10*10 mm body&lt;/h3&gt;
&lt;p&gt;Package drawn from &lt;a href="http://ww1.microchip.com/downloads/en/DeviceDoc/39935b.pdf"&gt;Datasheet&lt;/a&gt; pages 154 and 155.
&lt;/p&gt;
&lt;p&gt;
Not reviewed
&lt;/p&gt;</description>
</package>
<package name="QFN-32-PAD-VIAS">
</package>
</packages>
<symbols>
<symbol name="LAN8720">
<description>&lt;h3&gt;LAN8720/LAN8720i Small Footprint RMII 10/100 Ethernet Transceiver&lt;/h3&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://media.digikey.com/pdf/Data%20Sheets/SMSC/LAN8720.pdf"&gt;Datasheet&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;

&lt;p&gt;TODO (perhaps): Replace with a more generic Ethernet PHY symbol&lt;/p&gt;</description>
<pin name="MDIO"/>
<pin name="MDC"/>
<pin name="NINT/REFCLKO"/>
<pin name="TXD0"/>
<pin name="TXD1"/>
<pin name="TXEN"/>
<pin name="RXD0"/>
<pin name="RXD1"/>
<pin name="RXER"/>
<pin name="LED1/REGOFF"/>
<pin name="LED2/NINTSEL"/>
<pin name="NRST"/>
<pin name="TX+"/>
<pin name="TX-"/>
<pin name="RX+"/>
<pin name="RX-"/>
<pin name="XTAL1"/>
<pin name="XTAL2"/>
<pin name="CRS_DV"/>
<pin name="RBIAS"/>
<pin name="GND"/>
<pin name="VDD1A"/>
<pin name="VDD2A"/>
<pin name="VDDIO"/>
<pin name="VDDCR"/>
</symbol>
<symbol name="STM32-PA">
<description>&lt;h3&gt;STM32F-series MCU GPIO port A.&lt;/h3&gt;

&lt;p&gt;This port appears to be available, with all pins exposed, throughout the STM32F-series, from STM32F030 to STM32F439.  The TSSOP20 package of the STM32F030 is an exception, exposing only PA0–PA7, PA9–PA10, PA13, and PA14.  The alternate functions vary from model to model.&lt;/p&gt;</description>
<pin name="PA0-ADC_IN0"/>
<pin name="PA1-ADC_IN1"/>
<pin name="PA2-ADC_IN2"/>
<pin name="PA3-ADC_IN3"/>
<pin name="PA4-ADC_IN4"/>
<pin name="PA5-ADC_IN5"/>
<pin name="PA6-ADC_IN6"/>
<pin name="PA7-ADC_IN7"/>
<pin name="PA8"/>
<pin name="PA9"/>
<pin name="PA10"/>
<pin name="PA11"/>
<pin name="PA12"/>
<pin name="PA13-SWDIO"/>
<pin name="PA14-SWCLK"/>
<pin name="PA15"/>
</symbol>
<symbol name="STM32-PB">
<description>&lt;h3&gt;STM32F-series MCU GPIO port B.&lt;/h3&gt;

&lt;p&gt;This port appears to be available, with at least some pins exposed, throughout the STM32F-series, from STM32F030 to STM32F439.  The alternate functions vary from model to model.  The most commonly exposed pin is PB1, followed by PB0 and PB3–PB7, and then PB2 and PB8.&lt;/p&gt;</description>
<pin name="PB0-ADC_IN8"/>
<pin name="PB1-ADC_IN9"/>
<pin name="PB2"/>
<pin name="PB3"/>
<pin name="PB4"/>
<pin name="PB5"/>
<pin name="PB6"/>
<pin name="PB7"/>
<pin name="PB8"/>
<pin name="PB9"/>
<pin name="PB10"/>
<pin name="PB11"/>
<pin name="PB12"/>
<pin name="PB13"/>
<pin name="PB14"/>
<pin name="PB15"/>
</symbol>
<symbol name="STM32-PC">
<description>&lt;h3&gt;STM32F-series MCU GPIO port C.&lt;/h3&gt;

&lt;p&gt;This port appears to be available, with at least some pins exposed, throughout most of the STM32F-series, from STM32F030 to STM32F439.  The alternate functions vary from model to model.  In the lowest pin-count packages the port is not exposed.  The most commonly exposed pins are PC13–PC15.&lt;/p&gt;</description>
<pin name="PC0-ADC_IN10"/>
<pin name="PC1-ADC_IN11"/>
<pin name="PC2-ADC_IN12"/>
<pin name="PC3-ADC_IN13"/>
<pin name="PC4-ADC_IN14"/>
<pin name="PC5-ADC_IN15"/>
<pin name="PC6"/>
<pin name="PC7"/>
<pin name="PC8"/>
<pin name="PC9"/>
<pin name="PC10"/>
<pin name="PC11"/>
<pin name="PC12"/>
<pin name="PC13"/>
<pin name="PC14-OSC32_IN"/>
<pin name="PC15-OSC32_OUT"/>
</symbol>
<symbol name="STM32-PD">
<description>&lt;h3&gt;STM32F-series MCU GPIO port D.&lt;/h3&gt;

&lt;p&gt;This port appears to be available, with at least one pin (PD2) exposed, throughout most of the STM32F-series, from STM32F030 to STM32F439. For example, STM32F050 does not have this port at all, and STM32F030 exposes PD2 in the largest LQPF64 package. The alternate functions vary from model to model.  In the lowest pin-count packages the port is not exposed.  &lt;/p&gt;</description>
<pin name="PD0"/>
<pin name="PD1"/>
<pin name="PD2"/>
<pin name="PD3"/>
<pin name="PD4"/>
<pin name="PD5"/>
<pin name="PD6"/>
<pin name="PD7"/>
<pin name="PD8"/>
<pin name="PD9"/>
<pin name="PD10"/>
<pin name="PD11"/>
<pin name="PD12"/>
<pin name="PD13"/>
<pin name="PD14"/>
<pin name="PD15"/>
</symbol>
<symbol name="STM32-PE">
<description>&lt;h3&gt;STM32F-series MCU GPIO port E.&lt;/h3&gt;

&lt;p&gt;This port is available only in the higher end models of the STM32F-series.  The alternate functions vary from model to model.&lt;/p&gt;</description>
<pin name="PE0"/>
<pin name="PE1"/>
<pin name="PE2"/>
<pin name="PE3"/>
<pin name="PE4"/>
<pin name="PE5"/>
<pin name="PE6"/>
<pin name="PE7"/>
<pin name="PE8"/>
<pin name="PE9"/>
<pin name="PE10"/>
<pin name="PE11"/>
<pin name="PE12"/>
<pin name="PE13"/>
<pin name="PE14"/>
<pin name="PE15"/>
</symbol>
<symbol name="STM32F4XX-PWR_WITH_BYPASS">
<description>&lt;h3&gt;STM32F-series MCU power pads, version 2.&lt;/h3&gt;

&lt;p&gt;This version has PDR_ON and BYPASS_REG pins.&lt;/p&gt;</description>
<pin name="VSS" direction="pwr"/>
<pin name="VSSA" direction="pwr"/>
<pin name="VDD" direction="pwr"/>
<pin name="VDDA" direction="pwr"/>
<pin name="VBAT" direction="pwr"/>
<pin name="PDR_ON" direction="in"/>
<pin name="BYPASS_REG" direction="in"/>
<pin name="VCAP1"/>
<pin name="VCAP2"/>
</symbol>
<symbol name="STM32F4XX-CTL">
<description>&lt;h3&gt;STM32F-series MCU control pads, high-end.&lt;/h3&gt;

&lt;p&gt;This version has OSC_IN and OSC_OUT in PH0 and PH1, respectively, and has VREF+.&lt;/p&gt;</description>
<pin name="PH0-OSC_IN"/>
<pin name="PH1-OSC_OUT"/>
<pin name="NRST"/>
<pin name="VREF+"/>
<pin name="BOOT0"/>
</symbol>
<symbol name="STM32-PF">
<description>&lt;h3&gt;STM32F-series MCU GPIO port F.&lt;/h3&gt;

&lt;p&gt;This port appears to be available throughout most of the STM32F-series, from STM32F030 to STM32F439.  The alternate functions vary from model to model.  In the lowest pin-count packages the port is not exposed.  The most commonly exposed pins are &lt;tt&gt;PF0&lt;/tt&gt;–&lt;tt&gt;PF1&lt;/tt&gt;, which are the external oscillator pins in the low-end devices.  In high-end devices the oscillator tends to be connected to &lt;tt&gt;PH0&lt;/tt&gt;–&lt;tt&gt;PH1&lt;/tt&gt; instead.  Consequently, if you have a low-end device that exposes only &lt;tt&gt;PF0&lt;/tt&gt;–&lt;tt&gt;PF1&lt;/tt&gt; as the oscillator, don't include this symbol but only a control symbol with the oscillator pins there.&lt;/p&gt;</description>
<pin name="PF0"/>
<pin name="PF1"/>
<pin name="PF2"/>
<pin name="PF3"/>
<pin name="PF4"/>
<pin name="PF5"/>
<pin name="PF6"/>
<pin name="PF7"/>
<pin name="PF8"/>
<pin name="PF9"/>
<pin name="PF10"/>
<pin name="PF11"/>
<pin name="PF12"/>
<pin name="PF13"/>
<pin name="PF14"/>
<pin name="PF15"/>
</symbol>
<symbol name="STM32-PDF-LQFP64">
<description>&lt;h3&gt;STM32F-series MCU GPIO port D pin 2 and F pins 4-7.&lt;/h3&gt;

&lt;p&gt;Extra pins available in STM32F051
 LQFP64 package.&lt;/p&gt;</description>
<pin name="PD2"/>
<pin name="PF4"/>
<pin name="PF5"/>
<pin name="PF6"/>
<pin name="PF7"/>
</symbol>
<symbol name="STM32-PG">
<description>&lt;h3&gt;STM32F-series MCU GPIO port G.&lt;/h3&gt;

&lt;p&gt;This port is available only in the higher end models of the STM32F-series.  The alternate functions vary from model to model.&lt;/p&gt;</description>
<pin name="PG0"/>
<pin name="PG1"/>
<pin name="PG2"/>
<pin name="PG3"/>
<pin name="PG4"/>
<pin name="PG5"/>
<pin name="PG6"/>
<pin name="PG7"/>
<pin name="PG8"/>
<pin name="PG9"/>
<pin name="PG10"/>
<pin name="PG11"/>
<pin name="PG12"/>
<pin name="PG13"/>
<pin name="PG14"/>
<pin name="PG15"/>
</symbol>
<symbol name="STM32FXXX-PWR">
<description>&lt;h3&gt;STM32F-series MCU power pads.&lt;/h3&gt;

&lt;p&gt;This version does not have the PDR_ON or BYPASS_REG pins.&lt;/p&gt;</description>
<pin name="VSS" direction="pwr"/>
<pin name="VSSA" direction="pwr"/>
<pin name="VDD" direction="pwr"/>
<pin name="VDDA" direction="pwr"/>
<pin name="VBAT" direction="pwr"/>
</symbol>
<symbol name="STM32F0XX-CTL">
<description>&lt;h3&gt;STM32F-series MCU control pads, low-end.&lt;/h3&gt;

&lt;p&gt;This version has OSC_IN and OSC_OUT in PF0 and PF1, respectively, and has no VREF+.&lt;/p&gt;</description>
<pin name="PF0-OSC_IN"/>
<pin name="PF1-OSC_OUT"/>
<pin name="NRST"/>
<pin name="BOOT0"/>
</symbol>
<symbol name="MACHXO2-ERB">
<description>&lt;h3&gt;Lattice MachXO2 Embedded Function Block (EFB) signal pins&lt;/h3&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/ApplicationNotes/UsingUserFlashMemoryandHardenedControlFunctionsinMachXO2Devices.pdf"&gt;Datasheet&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="TDO"/>
<pin name="TDI"/>
<pin name="TCK"/>
<pin name="TMS"/>
<pin name="SCL/PT12C"/>
<pin name="SDA/PT12D"/>
<pin name="DONE/PT17D"/>
<pin name="INITN/PT17C"/>
<pin name="PROGRAMN/PT15D"/>
<pin name="SPISO/PB6D"/>
<pin name="SISPI/PB20D"/>
<pin name="MCLK/CCLK/PB6C"/>
<pin name="CSSPIN/PB_2A..."/>
<pin name="SN/PB20C"/>
<pin name="JTAGENB/PT15C"/>
<pin name="PB_2B/4B/4D/5B/4B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-256-BOTTOM">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 256 / 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Additional bottom ports for csBGA 132&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PB_7A/12A/15A/18A/21A"/>
<pin name="PB_7B/12B/15B/18B/21B"/>
<pin name="PB_7C/12C/18A/21A/24A"/>
<pin name="PB_7D/12D/18B/21B/24B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-256-TOP">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 256 / 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Top ports in the csBGA 132 package, in addition to those available in QFN32.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PT_6A/6A/9A/9A/9A"/>
<pin name="PT_6B/6B/9B/9B/9B"/>
<pin name="PT_8A/9A/12A/17A/18A"/>
<pin name="PT_8B/9B/12B/17B/18B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-256-RIGHT">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 256 / 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Right ports in the csBGA 132 package, in addition to those available in QFN32.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PR_3D/3D/4D/5B/8B"/>
<pin name="PR_3C/3C/4C/5A/8A"/>
<pin name="PR_3B/2D/3B/3B/5B"/>
<pin name="PR_3A/2C/3A/3A/5A"/>
<pin name="PR_2B/2B/2B/1B/2B"/>
<pin name="PR_2A/2A/2A/1A/2A"/>
<pin name="PR_5C/6C/9A/11A/15A"/>
<pin name="PR_5D/6D/9B/11B/15B"/>
<pin name="PR_6A/7A/9C/12A/16A"/>
<pin name="PR_6B/7B/9D/12B/16B"/>
<pin name="PR_6C/7C/10C/14A/19A"/>
<pin name="PR_6D/7D/10D/14B/19B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-256-LEFT">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 256 / 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Left ports in the csBGA 132 package, in addition to those available in QFN32.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PL_3C/5A/5A/7C/10C"/>
<pin name="PL_3D/5B/5B/7D/10D"/>
<pin name="PL_5A/6A/8A/10A/14A"/>
<pin name="PL_5B/6B/8B/10B/14B"/>
<pin name="PL_6A/7C/10C/14A/20A"/>
<pin name="PL_6B/7D/10D/14B/20B"/>
<pin name="PL_3B/3B/3D/4B/7B"/>
<pin name="PL_3A/3A/3C/4A/7A"/>
<pin name="PL_2D/2D/3B/3B/6B"/>
<pin name="PL_2C/2C/3A/3A/6A"/>
<pin name="PL_2B/2B/2D/2B/4B"/>
<pin name="PL_2A/2A/2C/2A/4A"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-640-TOP">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Top ports in the csBGA 132 package, in addition to those available in 256.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-640Pinout.CSV"&gt;MachXO2 640 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PT_/10A/15A/19A/21A"/>
<pin name="PT_/10B/15B/19B/21B"/>
<pin name="PT_/11A/16C/22A/25A"/>
<pin name="PT_/11B/16D/22B/25B"/>
<pin name="PT_/6D/10B/11B/11B"/>
<pin name="PT_/6C/10A/11A/11A"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-640-LEFT">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Left ports in the csBGA 132 package, in addition to those available in 256.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-640Pinout.CSV"&gt;MachXO2 640 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PL_/5D/5D/9B/13B"/>
<pin name="PL_/5C/5C/9A/13A"/>
<pin name="PL_/3D/4B/5B/8B"/>
<pin name="PL_/3C/4A/5A/8A"/>
<pin name="PL_/6C/8C/11A/16A"/>
<pin name="PL_/6D/8D/11B/16B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-640-RIGHT">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Right ports in the csBGA 132 package, in addition to those available in 256.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-640Pinout.CSV"&gt;MachXO2 640 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PR_/6A/8C/10A/14A"/>
<pin name="PR_/6B/8D/10B/14B"/>
<pin name="PR_/3B/4B/4B/6B"/>
<pin name="PR_/3A/4A/4A/6A"/>
<pin name="PR_/5A/5A/6A/9A"/>
<pin name="PR_/5B/5B/6B/9B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-640-BOTTOM">
<description>&lt;h3&gt;Lattice MachXO2 csBGA 132 common I/O pins for 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Bottom ports in the csBGA 132 package, in addition to those available in 256.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-640Pinout.CSV"&gt;MachXO2 640 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PB_/14A/18C/22A/27A"/>
<pin name="PB_/14B/18D/22B/27B"/>
<pin name="PB_/4C/6A/6A/7A"/>
<pin name="PB_/4D/6B/6B/7B"/>
<pin name="PB_/10A/11C/12A/15A"/>
<pin name="PB_/10B/11D/12B/15B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-1200-TOP">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Top ports in the csBGA 132 package, in addition to those available in 640.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-1200Pinout.CSV"&gt;MachXO2 1200 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PT_//17B/24B/27B"/>
<pin name="PT_//17A/23A/27A"/>
<pin name="PT_//16B/21B/24B"/>
<pin name="PT_//16A/21A/24A"/>
<pin name="PT_//11A/13A/14A"/>
<pin name="PT_//11B/13B/14B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-1200-LEFT">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Left ports in the csBGA 132 package, in addition to those available in 640.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-1200Pinout.CSV"&gt;MachXO2 1200 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PL_//2B/1B/3B"/>
<pin name="PL_//2A/1A/3A"/>
<pin name="PL_//4C/6A/9A"/>
<pin name="PL_//4D/6B/9B"/>
<pin name="PL_//10B/13B/19B"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-1200-RIGHT">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Right ports in the csBGA 132 package, in addition to those available in 640.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-1200Pinout.CSV"&gt;MachXO2 1200 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PR_//8A/9A/13A"/>
<pin name="PR_//8B/9B/13B"/>
<pin name="PR_//10A/13A/18A"/>
<pin name="PR_//10B/13B/18B"/>
<pin name="PR_//2D/2B/3B"/>
<pin name="PR_//2C/2A/3A"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-1200-BOTTOM">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Bottom ports in the csBGA 132 package, in addition to those available in 640.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-1200Pinout.CSV"&gt;MachXO2 1200 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PB_//20B/24B/29B"/>
<pin name="PB_//9D/9B/10B"/>
<pin name="PB_//4A/3A/3A"/>
<pin name="PB_//4B/3B/3B"/>
<pin name="PB_//15C/19A/23A"/>
<pin name="PB_//15D/19B/23B"/>
<pin name="PB_//20A/24A/29A"/>
<pin name="PB_//9C/9A/10A"/>
</symbol>
<symbol name="MACHXO2-CSBGA132-PWR">
<description>&lt;h3&gt;Lattice MachXO2 common power pins for 256 / 640 / 1200 / 2000 / 4000&lt;/h3&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="VCC@A1"/>
<pin name="GND@A5"/>
<pin name="VCC@A14"/>
<pin name="VCCIO0@A8"/>
<pin name="VCCIO0@B10"/>
<pin name="GND@B11"/>
<pin name="VCCIO0@C5"/>
<pin name="VCCIO3/5@D3"/>
<pin name="GND@D2"/>
<pin name="VCCIO1@D14"/>
<pin name="GND@D13"/>
<pin name="VCCIO4@G1"/>
<pin name="GND@G2"/>
<pin name="VCCIO1@H14"/>
<pin name="GND@H13"/>
<pin name="VCCIO1@L12"/>
<pin name="GND@L13"/>
<pin name="VCCIO2@M6"/>
<pin name="GND@P5"/>
<pin name="VCCIO2@N11"/>
<pin name="VCCIO2@P1"/>
<pin name="GND@P10"/>
<pin name="VCC@P14"/>
<pin name="VCC@N1"/>
<pin name="GND@L2"/>
<pin name="VCCIO3@L1"/>
</symbol>
<symbol name="MACHXO2-QFN32-PWR">
<description>&lt;h3&gt;Lattice MachXO2 common power pins for QFN32 package&lt;/h3&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="VCC"/>
<pin name="GND"/>
<pin name="VCCIO0"/>
<pin name="VCCIO1"/>
<pin name="VCCIO2"/>
<pin name="VCCIO3"/>
</symbol>
<symbol name="ELLI-STM32-PA">
</symbol>
<symbol name="ELLI-SMALL-STM32-PA">
<description>&lt;h3&gt;ELL-i functions for STM32F Port A&lt;/h3&gt;

&lt;p&gt;STM32F051/030 64-pin TQFP version&lt;/p&gt;</description>
</symbol>
<symbol name="ELLI-STM32-PB">
</symbol>
<symbol name="ELLI-SMALL-STM32-PB">
<description>&lt;h3&gt;ELL-i functions for STM32F Port B&lt;/h3&gt;

&lt;p&gt;STM32F051/030 64-pin TQFP version&lt;/p&gt;</description>
</symbol>
<symbol name="ELLI-STM32-PC">
</symbol>
<symbol name="ELLI-SMALL-STM32-PC">
<description>&lt;h3&gt;ELL-i functions for STM32F Port C&lt;/h3&gt;

&lt;p&gt;STM32F051/030 64-pin TQFP version&lt;/p&gt;</description>
</symbol>
<symbol name="ELLI-STM32-PD">
</symbol>
<symbol name="ELLI-STM32-PE">
</symbol>
<symbol name="ELLI-STM32-PF">
</symbol>
<symbol name="ELLI-STM32-PG">
</symbol>
<symbol name="MACHXO2-QFN32-256">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 256&lt;/h3&gt;

&lt;p&gt;Generic pins available in the QFN32 package.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-256Pinout.CSV"&gt;MachXO2 256 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PR_5A/5C/5C/7A/10A"/>
<pin name="PR_5B/5D/5D/7B/10B"/>
<pin name="PL_5C/7A/9A/12A/17A"/>
<pin name="PL_5D/7B/9B/12B/17B"/>
<pin name="PB_4C/10C/11A/16A/20A"/>
<pin name="PB_4D/10D/11B/16B/20B"/>
<pin name="PB_4A/6C/9A/11A/13A"/>
<pin name="PB_4B/6D/9B/11B/13B"/>
</symbol>
<symbol name="MACHXO2-TQFP144-1200">
<description>&lt;h3&gt;Lattice MachXO2 common I/O pins for 1200 / 2000 / 4000&lt;/h3&gt;

&lt;p&gt;Ports in the TQFP 144 package for MachXO2 1200, in addition to those available in csBGA 132 package.&lt;/p&gt;

&lt;ul&gt;
  &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO2-1200Pinout.CSV"&gt;MachXO2 1200 pinout&lt;/a&gt; (CSV)&lt;/li&gt;
&lt;/ul&gt;</description>
<pin name="PL_//10A/13A/19A"/>
<pin name="PT_//9C/10A/10A"/>
<pin name="PT_//9D/10B/10B"/>
</symbol>
<symbol name="MACHXO2-TQFP144-2000">
<pin name="PR_///7D/10D/15B"/>
<pin name="PL_///7A/10A/10A"/>
<pin name="PL_///7B/10B/10B"/>
<pin name="PR_///7C/10C/15A"/>
</symbol>
<symbol name="ELLI-SMALL-MACHXO2-ALL">
<description>&lt;h3&gt;ELL-i I/O pins for Lattice MachXO2&lt;/h3&gt;

&lt;p&gt;Generic pins  in the QFN32 package.&lt;/p&gt;</description>
</symbol>
<symbol name="ELLI-MACHXO2-256-QNF32">
<description>&lt;h3&gt;ELL-i I/O pins for Lattice MachXO2&lt;/h3&gt;

&lt;p&gt;The "QFN32 package" pins for ELL-i when TQFP144 package is used.&lt;/p&gt;</description>
</symbol>
<symbol name="ELLI-MACHXO2-256-LEFT">
</symbol>
<symbol name="ELLI-MACHXO2-640-LEFT">
</symbol>
<symbol name="ELLI-MACHXO2-1200-LEFT">
</symbol>
<symbol name="ELLI-MACHXO2-256-BOTTOM">
</symbol>
<symbol name="ELLI-MACHXO2-640-BOTTOM">
</symbol>
<symbol name="ELLI-MACHXO2-1200-BOTTOM">
</symbol>
<symbol name="ELLI-MACHXO2-1200-TQFP144">
</symbol>
<symbol name="ELLI-MACHXO2-2000-TQFP144">
</symbol>
<symbol name="ELLI-MACHXO2-256-RIGHT">
</symbol>
<symbol name="ELLI-MACHXO2-640-RIGHT">
</symbol>
<symbol name="ELLI-MACHXO2-1200-RIGHT">
</symbol>
<symbol name="ELLI-MACHXO2-256-TOP">
</symbol>
<symbol name="ELLI-MACHXO2-640-TOP">
</symbol>
<symbol name="ELLI-MACHXO2-1200-TOP">
</symbol>
<symbol name="ELLI-SMALL-STM32-PDF-LQFP64">
<description>&lt;h3&gt;ELL-i functions for STM32F Porta D and F&lt;/h3&gt;

&lt;p&gt;STM32F051/030 64-pin TQFP version&lt;/p&gt;</description>
</symbol>
<symbol name="ENC624J600-I/PT">
<pin name="VDD_2" direction="pwr"/>
<pin name="VDD_3" direction="pwr"/>
<pin name="VDD" direction="pwr"/>
<pin name="VDDPLL" direction="pwr"/>
<pin name="VDDRX" direction="pwr"/>
<pin name="VDDOSC" direction="pwr"/>
<pin name="VDDTX" direction="pwr"/>
<pin name="RBIAS" direction="in"/>
<pin name="~CS/CS" direction="in"/>
<pin name="SCK/AL/PSPCFG4" direction="in"/>
<pin name="WRH/B1SEL" direction="in"/>
<pin name="SI/RD/R~W" direction="in"/>
<pin name="OSC1" direction="in"/>
<pin name="VCAP" direction="pwr"/>
<pin name="TPIN+" direction="in"/>
<pin name="TPIN-" direction="in"/>
<pin name="PSPCFG2" direction="in"/>
<pin name="PSPCFG3" direction="in"/>
<pin name="A0" direction="in"/>
<pin name="A1" direction="in"/>
<pin name="A2" direction="in"/>
<pin name="A3" direction="in"/>
<pin name="A4" direction="in"/>
<pin name="A5" direction="in"/>
<pin name="A6" direction="in"/>
<pin name="A7" direction="in"/>
<pin name="A8" direction="in"/>
<pin name="A9" direction="in"/>
<pin name="A10" direction="in"/>
<pin name="A11" direction="in"/>
<pin name="A12" direction="in"/>
<pin name="A13" direction="in"/>
<pin name="A14/PSPCFG1" direction="in"/>
<pin name="VSS_2" direction="pwr"/>
<pin name="VSS" direction="pwr"/>
<pin name="VSSOSC" direction="pwr"/>
<pin name="VSSPLL" direction="pwr"/>
<pin name="VSSTX1" direction="pwr"/>
<pin name="VSSRX" direction="pwr"/>
<pin name="VSSTX" direction="pwr"/>
<pin name="TPOUT-" direction="out"/>
<pin name="TPOUT+" direction="out"/>
<pin name="OSC2" direction="out"/>
<pin name="SO/WR/WRL/EN/BOSEL"/>
<pin name="~INT/SPISEL"/>
<pin name="CLKOUT" direction="out"/>
<pin name="LEDA" direction="out"/>
<pin name="LEDB" direction="out"/>
<pin name="AD0"/>
<pin name="AD1"/>
<pin name="AD2"/>
<pin name="AD3"/>
<pin name="AD4"/>
<pin name="AD5"/>
<pin name="AD6"/>
<pin name="AD7"/>
<pin name="AD8"/>
<pin name="AD9"/>
<pin name="AD10"/>
<pin name="AD11"/>
<pin name="AD12"/>
<pin name="AD13"/>
<pin name="AD14"/>
<pin name="AD15"/>
</symbol>
<symbol name="FST3257">
<description>Quad 2:1 high-speed CMOS TTL-compatible multiplexer
&lt;h3&gt;Description&lt;/h3&gt;
&lt;p&gt;
The Fairchild Switch FST3257 is a quad 2:1 high-speed CMOS TTL-compatible multiplexer / demultiplexer bus
switch. 
&lt;/p&gt;
&lt;p&gt;
The low on resistance of the switch allows
inputs to be connected to outputs without adding
propagation delay or generating additional ground
bounce noise.
&lt;/p&gt;
&lt;p&gt;
When /OE is LOW, the select pin connects the A port to
the selected B port output. When /OE is HIGH, the
switch is OPEN and a high-impedance state exists
between the two ports.
&lt;/p&gt;
&lt;p&gt;
&lt;a HREF="www.fairchildsemi.com/ds/FS/FST3257.pdf"&gt; Datasheet &lt;/a&gt;
&lt;/p&gt;
&lt;p&gt;
Not reviewed
&lt;/p&gt;</description>
<pin name="1A"/>
<pin name="2B"/>
<pin name="3C"/>
<pin name="4D"/>
<pin name="1A1"/>
<pin name="2B1"/>
<pin name="3C1"/>
<pin name="4D1"/>
<pin name="1A0"/>
<pin name="2B0"/>
<pin name="3C0"/>
<pin name="4D0"/>
<pin name="S" direction="in"/>
<pin name="!EN" direction="in"/>
<pin name="GND" direction="pwr"/>
<pin name="VCC" direction="pwr"/>
</symbol>
<symbol name="STM32-M-64-LQFP">
<pin name="VBAT" direction="sup"/>
<pin name="PC13-TAMPER-RTC"/>
<pin name="PC14-OSC32_IN"/>
<pin name="PC15-OSC32_OUT"/>
<pin name="PD0-OSC_IN-CANRX" direction="in"/>
<pin name="PD1-OSC_OUT-CANTX" direction="out"/>
<pin name="NRST" function="dot"/>
<pin name="VSSA" direction="sup"/>
<pin name="VDDA" direction="sup"/>
<pin name="PA0-WKUP/USART2CTS/ADC0/TIM2CH1ETR"/>
<pin name="PA1-USART2RTS/ADC1/TIM2CH2"/>
<pin name="PA2-USART2TX/ADC2/TIM2CH3"/>
<pin name="PA3-USART2RX/ADC3/TIM2CH4"/>
<pin name="PA4-SPI1NSS/ADC4/USART2CK"/>
<pin name="PA5-SPI1SCK/ADC5"/>
<pin name="PA6-SPI1MISO/ADC6/TIM3CH1-TIM1BKIN"/>
<pin name="PA7-SPI1MOSI/ADC7/TIM3CH2-TIM1CH1N"/>
<pin name="PB0-ADC8/TIM3CH3-TIM1CH2N"/>
<pin name="PB1-ADC9/TIM3CH4-TIM1CH3N"/>
<pin name="PB2/BOOT1"/>
<pin name="PB10-I2C2SCL/USART3TX-TIM2CH3"/>
<pin name="PB11-I2C2SDA/USART3RX-TIM2CH4"/>
<pin name="VSS1" direction="sup"/>
<pin name="VDD1" direction="sup"/>
<pin name="PB12-SPI2NSS/I2C2SMBAI/USART3CK/TIM1BKIN"/>
<pin name="PB13-SPI2SCK/USART3CTS/TIM1CH1N"/>
<pin name="PB14-SPI2MISO/USART3RTS/TIM1CH2N"/>
<pin name="PB15-SPI2MOSI/TIM1CH3N"/>
<pin name="PA8-USART1CK/MCO/TIM1CH1"/>
<pin name="PA9-USART1TX/TIM1CH2"/>
<pin name="PA10-USART1RX/TIM1CH3"/>
<pin name="PA11-USART1CTS/CANRX/USBDM/TIM1CH4"/>
<pin name="PA12-USART1RTS/CANTX/USBDP/TIM1ETR"/>
<pin name="PA13/JTMS/SWDIO"/>
<pin name="VSS2" direction="sup"/>
<pin name="VDD2" direction="sup"/>
<pin name="PA14/JTCK/SWCLK"/>
<pin name="PA15/JTDI-TIM2CH1ETR/SPI1NSS"/>
<pin name="PB3/JTDO--TIM2CH2/TRACESWO/SPI1SCK"/>
<pin name="PB4/JNTRST--TIM3CH1/SPI1MISO"/>
<pin name="PB5-I2C1SMBAI-TIM3CH2/SPI1MOSI"/>
<pin name="PB6-I2C1SCL/TIM4CH1-USART1TX"/>
<pin name="PB7-I2C1SDA/TIM4CH2-USART1RX"/>
<pin name="BOOT0" direction="in"/>
<pin name="PB8-TIM4CH3-I2C1SCL/CANRX"/>
<pin name="PB9-TIM4CH4-I2C1SDA/CANTX"/>
<pin name="VSS3" direction="sup"/>
<pin name="VDD3" direction="sup"/>
<pin name="PC0-ADC10"/>
<pin name="PC1-ADC11"/>
<pin name="PC2-ADC12"/>
<pin name="PC3-ADC13"/>
<pin name="PC4-ADC14"/>
<pin name="PC5-ADC15"/>
<pin name="PC6-TIM3CH1"/>
<pin name="PC7-TIM3CH2"/>
<pin name="PC8-TIM3CH3"/>
<pin name="PC9-TIM3CH4"/>
<pin name="PC10--USART3TX"/>
<pin name="PC11--USART3RX"/>
<pin name="PC12--USART3CK"/>
<pin name="PD2-TIM3ETR"/>
<pin name="VDD4"/>
<pin name="VSS4"/>
</symbol>
<symbol name="STM32F1XX-PD-CTL">
<description>&lt;b&gt;STM32F-series MCU control pads&lt;/b&gt;</description>
<pin name="PD0" direction="in"/>
<pin name="PD1" direction="out"/>
<pin name="PD2"/>
<pin name="BOOT0" direction="in"/>
<pin name="NRST"/>
</symbol>
<symbol name="STM32F1XX-PWR">
<description>&lt;b&gt;STM32F1-series MCU Power pads&lt;/b&gt;</description>
<pin name="VBAT" direction="sup"/>
<pin name="VSSA" direction="sup"/>
<pin name="VDDA" direction="sup"/>
<pin name="VDD1" direction="sup"/>
<pin name="VDD2" direction="sup"/>
<pin name="VDD3" direction="sup"/>
<pin name="VDD4" direction="sup"/>
<pin name="VSS1" direction="sup"/>
<pin name="VSS2" direction="sup"/>
<pin name="VSS3" direction="sup"/>
<pin name="VSS4" direction="sup"/>
</symbol>
<symbol name="ENC424J600">
<description>&lt;h3&gt;ENC424J600&lt;/h3&gt;
&lt;p&gt;
The ENC424J600 and ENC624J600 are stand-alone,
Fast Ethernet controllers with an industry standard
Serial Peripheral Interface (SPI) or a flexible parallel
interface. They are designed to serve as an Ethernet
network interface for any microcontroller equipped with
SPI or a standard parallel port.
&lt;/p&gt;
&lt;p&gt;
This is 44 pin version of device, &lt;a href="http://ww1.microchip.com/downloads/en/DeviceDoc/39935b.pdf"&gt;Datasheet&lt;/a&gt;
&lt;/p&gt;
&lt;p&gt;
Not reviewed
&lt;/p&gt;</description>
<pin name="VDD" direction="pwr"/>
<pin name="VDDPLL" direction="pwr"/>
<pin name="VDDRX" direction="pwr"/>
<pin name="VDDOSC" direction="pwr"/>
<pin name="VDDTX" direction="pwr"/>
<pin name="RBIAS" direction="in"/>
<pin name="!CS!/CS" direction="in"/>
<pin name="SCK/AL" direction="in"/>
<pin name="SI/RD/!RW" direction="in"/>
<pin name="OSC1" direction="in"/>
<pin name="VCAP" direction="pwr"/>
<pin name="TPIN+" direction="in"/>
<pin name="TPIN-" direction="in"/>
<pin name="VSS2" direction="pwr"/>
<pin name="VSS1" direction="pwr"/>
<pin name="VSSOSC" direction="pwr"/>
<pin name="VSSPLL" direction="pwr"/>
<pin name="VSSTX1" direction="pwr"/>
<pin name="VSSRX" direction="pwr"/>
<pin name="VSSTX2" direction="pwr"/>
<pin name="TPOUT-" direction="out"/>
<pin name="TPOUT+" direction="out"/>
<pin name="OSC2" direction="out"/>
<pin name="SO/WR/EN"/>
<pin name="!INT!/SPISEL"/>
<pin name="LEDA" direction="out"/>
<pin name="LEDB" direction="out"/>
<pin name="AD0"/>
<pin name="AD1"/>
<pin name="AD2"/>
<pin name="AD3"/>
<pin name="AD4"/>
<pin name="AD5"/>
<pin name="AD6"/>
<pin name="AD7"/>
<pin name="AD8"/>
<pin name="AD9"/>
<pin name="AD10"/>
<pin name="AD11"/>
<pin name="AD12"/>
<pin name="AD13"/>
<pin name="AD14"/>
<pin name="CLKOUT" direction="out"/>
<pin name="PSPCFG0" direction="in"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="LAN8720" prefix="U" uservalue="yes">
<description>&lt;h3&gt;Small Footprint RMII 10/100 Ethernet Transceiver&lt;/h3&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://media.digikey.com/pdf/Data%20Sheets/SMSC/LAN8720.pdf"&gt;Datasheet&lt;/a&gt;&lt;/li&gt;
  &lt;li&gt;Mouser: &lt;a href=""&gt;886-LAN8720AI-CP&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="LAN8720"/>
</gates>
<devices>
<device name="" package="QFN-24_4MM">
<connects>
<connect gate="G$1" pin="CRS_DV" pad="11"/>
<connect gate="G$1" pin="GND" pad="THERM"/>
<connect gate="G$1" pin="LED1/REGOFF" pad="3"/>
<connect gate="G$1" pin="LED2/NINTSEL" pad="2"/>
<connect gate="G$1" pin="MDC" pad="13"/>
<connect gate="G$1" pin="MDIO" pad="12"/>
<connect gate="G$1" pin="NINT/REFCLKO" pad="14"/>
<connect gate="G$1" pin="NRST" pad="15"/>
<connect gate="G$1" pin="RBIAS" pad="24"/>
<connect gate="G$1" pin="RX+" pad="23"/>
<connect gate="G$1" pin="RX-" pad="22"/>
<connect gate="G$1" pin="RXD0" pad="8"/>
<connect gate="G$1" pin="RXD1" pad="7"/>
<connect gate="G$1" pin="RXER" pad="10"/>
<connect gate="G$1" pin="TX+" pad="21"/>
<connect gate="G$1" pin="TX-" pad="20"/>
<connect gate="G$1" pin="TXD0" pad="17"/>
<connect gate="G$1" pin="TXD1" pad="18"/>
<connect gate="G$1" pin="TXEN" pad="16"/>
<connect gate="G$1" pin="VDD1A" pad="19"/>
<connect gate="G$1" pin="VDD2A" pad="1"/>
<connect gate="G$1" pin="VDDCR" pad="6"/>
<connect gate="G$1" pin="VDDIO" pad="9"/>
<connect gate="G$1" pin="XTAL1" pad="5"/>
<connect gate="G$1" pin="XTAL2" pad="4"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="-H" package="QFN-24_4MM-H">
<connects>
<connect gate="G$1" pin="CRS_DV" pad="11"/>
<connect gate="G$1" pin="GND" pad="THERM"/>
<connect gate="G$1" pin="LED1/REGOFF" pad="3"/>
<connect gate="G$1" pin="LED2/NINTSEL" pad="2"/>
<connect gate="G$1" pin="MDC" pad="13"/>
<connect gate="G$1" pin="MDIO" pad="12"/>
<connect gate="G$1" pin="NINT/REFCLKO" pad="14"/>
<connect gate="G$1" pin="NRST" pad="15"/>
<connect gate="G$1" pin="RBIAS" pad="24"/>
<connect gate="G$1" pin="RX+" pad="23"/>
<connect gate="G$1" pin="RX-" pad="22"/>
<connect gate="G$1" pin="RXD0" pad="8"/>
<connect gate="G$1" pin="RXD1" pad="7"/>
<connect gate="G$1" pin="RXER" pad="10"/>
<connect gate="G$1" pin="TX+" pad="21"/>
<connect gate="G$1" pin="TX-" pad="20"/>
<connect gate="G$1" pin="TXD0" pad="17"/>
<connect gate="G$1" pin="TXD1" pad="18"/>
<connect gate="G$1" pin="TXEN" pad="16"/>
<connect gate="G$1" pin="VDD1A" pad="19"/>
<connect gate="G$1" pin="VDD2A" pad="1"/>
<connect gate="G$1" pin="VDDCR" pad="6"/>
<connect gate="G$1" pin="VDDIO" pad="9"/>
<connect gate="G$1" pin="XTAL1" pad="5"/>
<connect gate="G$1" pin="XTAL2" pad="4"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32F429Z" prefix="U">
<description>&lt;h3&gt;STM32F427 / 429 in LQFP144 or WLCSP143 package.&lt;/h3&gt;

&lt;p&gt;STM32F4-series Cortex-M4 microcontroller in a 144 or 143 lead package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.st.com/web/en/resource/technical/document/datasheet/DM00071990.pdf"&gt;Datasheet (DM00071990.pdf)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="PA" symbol="STM32-PA"/>
<gate name="PB" symbol="STM32-PB"/>
<gate name="PC" symbol="STM32-PC"/>
<gate name="PD" symbol="STM32-PD"/>
<gate name="PE" symbol="STM32-PE"/>
<gate name="PWR" symbol="STM32F4XX-PWR_WITH_BYPASS"/>
<gate name="CTL" symbol="STM32F4XX-CTL"/>
<gate name="PF" symbol="STM32-PF"/>
<gate name="PG" symbol="STM32-PG"/>
</gates>
<devices>
<device name="T" package="LQFP144">
<connects>
<connect gate="CTL" pin="BOOT0" pad="138"/>
<connect gate="CTL" pin="NRST" pad="25"/>
<connect gate="CTL" pin="PH0-OSC_IN" pad="23"/>
<connect gate="CTL" pin="PH1-OSC_OUT" pad="24"/>
<connect gate="CTL" pin="VREF+" pad="32"/>
<connect gate="PA" pin="PA0-ADC_IN0" pad="34"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="35"/>
<connect gate="PA" pin="PA10" pad="102"/>
<connect gate="PA" pin="PA11" pad="103"/>
<connect gate="PA" pin="PA12" pad="104"/>
<connect gate="PA" pin="PA13-SWDIO" pad="105"/>
<connect gate="PA" pin="PA14-SWCLK" pad="109"/>
<connect gate="PA" pin="PA15" pad="110"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="36"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="37"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="40"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="41"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="42"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="43"/>
<connect gate="PA" pin="PA8" pad="100"/>
<connect gate="PA" pin="PA9" pad="101"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="46"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="47"/>
<connect gate="PB" pin="PB10" pad="69"/>
<connect gate="PB" pin="PB11" pad="70"/>
<connect gate="PB" pin="PB12" pad="73"/>
<connect gate="PB" pin="PB13" pad="74"/>
<connect gate="PB" pin="PB14" pad="75"/>
<connect gate="PB" pin="PB15" pad="76"/>
<connect gate="PB" pin="PB2" pad="48"/>
<connect gate="PB" pin="PB3" pad="133"/>
<connect gate="PB" pin="PB4" pad="134"/>
<connect gate="PB" pin="PB5" pad="135"/>
<connect gate="PB" pin="PB6" pad="136"/>
<connect gate="PB" pin="PB7" pad="137"/>
<connect gate="PB" pin="PB8" pad="139"/>
<connect gate="PB" pin="PB9" pad="140"/>
<connect gate="PC" pin="PC0-ADC_IN10" pad="26"/>
<connect gate="PC" pin="PC1-ADC_IN11" pad="27"/>
<connect gate="PC" pin="PC10" pad="111"/>
<connect gate="PC" pin="PC11" pad="112"/>
<connect gate="PC" pin="PC12" pad="113"/>
<connect gate="PC" pin="PC13" pad="7"/>
<connect gate="PC" pin="PC14-OSC32_IN" pad="8"/>
<connect gate="PC" pin="PC15-OSC32_OUT" pad="9"/>
<connect gate="PC" pin="PC2-ADC_IN12" pad="28"/>
<connect gate="PC" pin="PC3-ADC_IN13" pad="29"/>
<connect gate="PC" pin="PC4-ADC_IN14" pad="44"/>
<connect gate="PC" pin="PC5-ADC_IN15" pad="45"/>
<connect gate="PC" pin="PC6" pad="96"/>
<connect gate="PC" pin="PC7" pad="97"/>
<connect gate="PC" pin="PC8" pad="98"/>
<connect gate="PC" pin="PC9" pad="99"/>
<connect gate="PD" pin="PD0" pad="114"/>
<connect gate="PD" pin="PD1" pad="115"/>
<connect gate="PD" pin="PD10" pad="79"/>
<connect gate="PD" pin="PD11" pad="80"/>
<connect gate="PD" pin="PD12" pad="81"/>
<connect gate="PD" pin="PD13" pad="82"/>
<connect gate="PD" pin="PD14" pad="85"/>
<connect gate="PD" pin="PD15" pad="86"/>
<connect gate="PD" pin="PD2" pad="116"/>
<connect gate="PD" pin="PD3" pad="117"/>
<connect gate="PD" pin="PD4" pad="118"/>
<connect gate="PD" pin="PD5" pad="119"/>
<connect gate="PD" pin="PD6" pad="122"/>
<connect gate="PD" pin="PD7" pad="123"/>
<connect gate="PD" pin="PD8" pad="77"/>
<connect gate="PD" pin="PD9" pad="78"/>
<connect gate="PE" pin="PE0" pad="141"/>
<connect gate="PE" pin="PE1" pad="142"/>
<connect gate="PE" pin="PE10" pad="63"/>
<connect gate="PE" pin="PE11" pad="64"/>
<connect gate="PE" pin="PE12" pad="65"/>
<connect gate="PE" pin="PE13" pad="66"/>
<connect gate="PE" pin="PE14" pad="67"/>
<connect gate="PE" pin="PE15" pad="68"/>
<connect gate="PE" pin="PE2" pad="1"/>
<connect gate="PE" pin="PE3" pad="2"/>
<connect gate="PE" pin="PE4" pad="3"/>
<connect gate="PE" pin="PE5" pad="4"/>
<connect gate="PE" pin="PE6" pad="5"/>
<connect gate="PE" pin="PE7" pad="58"/>
<connect gate="PE" pin="PE8" pad="59"/>
<connect gate="PE" pin="PE9" pad="60"/>
<connect gate="PF" pin="PF0" pad="10"/>
<connect gate="PF" pin="PF1" pad="11"/>
<connect gate="PF" pin="PF10" pad="22"/>
<connect gate="PF" pin="PF11" pad="49"/>
<connect gate="PF" pin="PF12" pad="50"/>
<connect gate="PF" pin="PF13" pad="53"/>
<connect gate="PF" pin="PF14" pad="54"/>
<connect gate="PF" pin="PF15" pad="55"/>
<connect gate="PF" pin="PF2" pad="12"/>
<connect gate="PF" pin="PF3" pad="13"/>
<connect gate="PF" pin="PF4" pad="14"/>
<connect gate="PF" pin="PF5" pad="15"/>
<connect gate="PF" pin="PF6" pad="18"/>
<connect gate="PF" pin="PF7" pad="19"/>
<connect gate="PF" pin="PF8" pad="20"/>
<connect gate="PF" pin="PF9" pad="21"/>
<connect gate="PG" pin="PG0" pad="56"/>
<connect gate="PG" pin="PG1" pad="57"/>
<connect gate="PG" pin="PG10" pad="125"/>
<connect gate="PG" pin="PG11" pad="126"/>
<connect gate="PG" pin="PG12" pad="127"/>
<connect gate="PG" pin="PG13" pad="128"/>
<connect gate="PG" pin="PG14" pad="129"/>
<connect gate="PG" pin="PG15" pad="132"/>
<connect gate="PG" pin="PG2" pad="87"/>
<connect gate="PG" pin="PG3" pad="88"/>
<connect gate="PG" pin="PG4" pad="89"/>
<connect gate="PG" pin="PG5" pad="90"/>
<connect gate="PG" pin="PG6" pad="91"/>
<connect gate="PG" pin="PG7" pad="92"/>
<connect gate="PG" pin="PG8" pad="93"/>
<connect gate="PG" pin="PG9" pad="124"/>
<connect gate="PWR" pin="BYPASS_REG" pad="NC"/>
<connect gate="PWR" pin="PDR_ON" pad="143"/>
<connect gate="PWR" pin="VBAT" pad="6" route="any"/>
<connect gate="PWR" pin="VCAP1" pad="71"/>
<connect gate="PWR" pin="VCAP2" pad="106"/>
<connect gate="PWR" pin="VDD" pad="17 30 39 52 62 72 84 95 108 121 131 144"/>
<connect gate="PWR" pin="VDDA" pad="33"/>
<connect gate="PWR" pin="VSS" pad="16 38 51 61 83 94 107 120 130"/>
<connect gate="PWR" pin="VSSA" pad="31"/>
</connects>
<technologies>
<technology name="G">
<attribute name="FLASH" value="1024K"/>
</technology>
<technology name="I">
<attribute name="FLASH" value="2048K"/>
</technology>
</technologies>
</device>
<device name="Y" package="WLCSP143">
<connects>
<connect gate="CTL" pin="BOOT0" pad="C9"/>
<connect gate="CTL" pin="NRST" pad="H9"/>
<connect gate="CTL" pin="PH0-OSC_IN" pad="J11"/>
<connect gate="CTL" pin="PH1-OSC_OUT" pad="H10"/>
<connect gate="CTL" pin="VREF+" pad="L11"/>
<connect gate="PA" pin="PA0-ADC_IN0" pad="K9"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="K8"/>
<connect gate="PA" pin="PA10" pad="D5"/>
<connect gate="PA" pin="PA11" pad="D4"/>
<connect gate="PA" pin="PA12" pad="E1"/>
<connect gate="PA" pin="PA13-SWDIO" pad="D3"/>
<connect gate="PA" pin="PA14-SWCLK" pad="B1"/>
<connect gate="PA" pin="PA15" pad="C2"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="L9"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="M11"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="M10"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="M9"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="N10"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="L8"/>
<connect gate="PA" pin="PA8" pad="F1"/>
<connect gate="PA" pin="PA9" pad="E2"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="N8"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="K7"/>
<connect gate="PB" pin="PB10" pad="M3"/>
<connect gate="PB" pin="PB11" pad="N3"/>
<connect gate="PB" pin="PB12" pad="M2"/>
<connect gate="PB" pin="PB13" pad="N1"/>
<connect gate="PB" pin="PB14" pad="K3"/>
<connect gate="PB" pin="PB15" pad="J3"/>
<connect gate="PB" pin="PB2" pad="L7"/>
<connect gate="PB" pin="PB3" pad="B7"/>
<connect gate="PB" pin="PB4" pad="C7"/>
<connect gate="PB" pin="PB5" pad="C8"/>
<connect gate="PB" pin="PB6" pad="A8"/>
<connect gate="PB" pin="PB7" pad="B8"/>
<connect gate="PB" pin="PB8" pad="A9"/>
<connect gate="PB" pin="PB9" pad="B9"/>
<connect gate="PC" pin="PC0-ADC_IN10" pad="H8"/>
<connect gate="PC" pin="PC1-ADC_IN11" pad="K11"/>
<connect gate="PC" pin="PC10" pad="A2"/>
<connect gate="PC" pin="PC11" pad="B2"/>
<connect gate="PC" pin="PC12" pad="C3"/>
<connect gate="PC" pin="PC13" pad="D10"/>
<connect gate="PC" pin="PC14-OSC32_IN" pad="D11"/>
<connect gate="PC" pin="PC15-OSC32_OUT" pad="E11"/>
<connect gate="PC" pin="PC2-ADC_IN12" pad="J10"/>
<connect gate="PC" pin="PC3-ADC_IN13" pad="J9"/>
<connect gate="PC" pin="PC4-ADC_IN14" pad="M8"/>
<connect gate="PC" pin="PC5-ADC_IN15" pad="N9"/>
<connect gate="PC" pin="PC6" pad="F2"/>
<connect gate="PC" pin="PC7" pad="F3"/>
<connect gate="PC" pin="PC8" pad="E4"/>
<connect gate="PC" pin="PC9" pad="E3"/>
<connect gate="PD" pin="PD0" pad="B3"/>
<connect gate="PD" pin="PD1" pad="C4"/>
<connect gate="PD" pin="PD10" pad="H4"/>
<connect gate="PD" pin="PD11" pad="K2"/>
<connect gate="PD" pin="PD12" pad="H6"/>
<connect gate="PD" pin="PD13" pad="H5"/>
<connect gate="PD" pin="PD14" pad="J2"/>
<connect gate="PD" pin="PD15" pad="K1"/>
<connect gate="PD" pin="PD2" pad="A3"/>
<connect gate="PD" pin="PD3" pad="B4"/>
<connect gate="PD" pin="PD4" pad="B5"/>
<connect gate="PD" pin="PD5" pad="A4"/>
<connect gate="PD" pin="PD6" pad="F4"/>
<connect gate="PD" pin="PD7" pad="A5"/>
<connect gate="PD" pin="PD8" pad="L2"/>
<connect gate="PD" pin="PD9" pad="M1"/>
<connect gate="PE" pin="PE0" pad="B10"/>
<connect gate="PE" pin="PE1" pad="A10"/>
<connect gate="PE" pin="PE10" pad="J4"/>
<connect gate="PE" pin="PE11" pad="K4"/>
<connect gate="PE" pin="PE12" pad="L4"/>
<connect gate="PE" pin="PE13" pad="N4"/>
<connect gate="PE" pin="PE14" pad="M4"/>
<connect gate="PE" pin="PE15" pad="L3"/>
<connect gate="PE" pin="PE2" pad="D8"/>
<connect gate="PE" pin="PE3" pad="C10"/>
<connect gate="PE" pin="PE4" pad="B11"/>
<connect gate="PE" pin="PE5" pad="D9"/>
<connect gate="PE" pin="PE6" pad="E8"/>
<connect gate="PE" pin="PE7" pad="L5"/>
<connect gate="PE" pin="PE8" pad="M5"/>
<connect gate="PE" pin="PE9" pad="N5"/>
<connect gate="PF" pin="PF0" pad="F11"/>
<connect gate="PF" pin="PF1" pad="E9"/>
<connect gate="PF" pin="PF10" pad="G9"/>
<connect gate="PF" pin="PF11" pad="M7"/>
<connect gate="PF" pin="PF12" pad="N7"/>
<connect gate="PF" pin="PF13" pad="K6"/>
<connect gate="PF" pin="PF14" pad="L6"/>
<connect gate="PF" pin="PF15" pad="M6"/>
<connect gate="PF" pin="PF2" pad="F10"/>
<connect gate="PF" pin="PF3" pad="G11"/>
<connect gate="PF" pin="PF4" pad="F9"/>
<connect gate="PF" pin="PF5" pad="F8"/>
<connect gate="PF" pin="PF6" pad="G10"/>
<connect gate="PF" pin="PF7" pad="F7"/>
<connect gate="PF" pin="PF8" pad="H11"/>
<connect gate="PF" pin="PF9" pad="G8"/>
<connect gate="PG" pin="PG0" pad="N6"/>
<connect gate="PG" pin="PG1" pad="K5"/>
<connect gate="PG" pin="PG10" pad="C6"/>
<connect gate="PG" pin="PG11" pad="B6"/>
<connect gate="PG" pin="PG12" pad="A6"/>
<connect gate="PG" pin="PG13" pad="D6"/>
<connect gate="PG" pin="PG14" pad="F6"/>
<connect gate="PG" pin="PG15" pad="A7"/>
<connect gate="PG" pin="PG2" pad="J1"/>
<connect gate="PG" pin="PG3" pad="G3"/>
<connect gate="PG" pin="PG4" pad="G5"/>
<connect gate="PG" pin="PG5" pad="G6"/>
<connect gate="PG" pin="PG6" pad="G4"/>
<connect gate="PG" pin="PG7" pad="H1"/>
<connect gate="PG" pin="PG8" pad="G2"/>
<connect gate="PG" pin="PG9" pad="E5"/>
<connect gate="PWR" pin="BYPASS_REG" pad="N11"/>
<connect gate="PWR" pin="PDR_ON" pad="A11"/>
<connect gate="PWR" pin="VBAT" pad="C11"/>
<connect gate="PWR" pin="VCAP1" pad="N2"/>
<connect gate="PWR" pin="VCAP2" pad="D1"/>
<connect gate="PWR" pin="VDD" pad="A1 C1 C5 D7 E6 E10 G1 G7 J5 J6 J7 J8 L1" route="any"/>
<connect gate="PWR" pin="VDDA" pad="L10"/>
<connect gate="PWR" pin="VSS" pad="D2 E7 F5 H2 H3 H7"/>
<connect gate="PWR" pin="VSSA" pad="K10"/>
</connects>
<technologies>
<technology name="G"/>
<technology name="I"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32F429V" prefix="U">
<description>&lt;h3&gt;STM32F427 / 429 in LQFP100 package.&lt;/h3&gt;

&lt;p&gt;STM32F4-series Cortex-M4 microcontroller in a 100 lead package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.st.com/web/en/resource/technical/document/datasheet/DM00071990.pdf"&gt;Datasheet (DM00071990.pdf)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="PA" symbol="STM32-PA"/>
<gate name="PB" symbol="STM32-PB"/>
<gate name="PC" symbol="STM32-PC"/>
<gate name="PD" symbol="STM32-PD"/>
<gate name="PE" symbol="STM32-PE"/>
<gate name="PWR" symbol="STM32FXXX-PWR"/>
<gate name="CTL" symbol="STM32F4XX-CTL"/>
</gates>
<devices>
<device name="T" package="LQFP100">
<connects>
<connect gate="CTL" pin="BOOT0" pad="94"/>
<connect gate="CTL" pin="NRST" pad="14"/>
<connect gate="CTL" pin="PH0-OSC_IN" pad="12"/>
<connect gate="CTL" pin="PH1-OSC_OUT" pad="13"/>
<connect gate="CTL" pin="VREF+" pad="21"/>
<connect gate="PA" pin="PA0-ADC_IN0" pad="23"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="24"/>
<connect gate="PA" pin="PA10" pad="69"/>
<connect gate="PA" pin="PA11" pad="70"/>
<connect gate="PA" pin="PA12" pad="71"/>
<connect gate="PA" pin="PA13-SWDIO" pad="72"/>
<connect gate="PA" pin="PA14-SWCLK" pad="76"/>
<connect gate="PA" pin="PA15" pad="77"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="25"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="26"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="29"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="30"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="31"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="32"/>
<connect gate="PA" pin="PA8" pad="67"/>
<connect gate="PA" pin="PA9" pad="68"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="35"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="36"/>
<connect gate="PB" pin="PB10" pad="47"/>
<connect gate="PB" pin="PB11" pad="48"/>
<connect gate="PB" pin="PB12" pad="51"/>
<connect gate="PB" pin="PB13" pad="52"/>
<connect gate="PB" pin="PB14" pad="53"/>
<connect gate="PB" pin="PB15" pad="54"/>
<connect gate="PB" pin="PB2" pad="37"/>
<connect gate="PB" pin="PB3" pad="89"/>
<connect gate="PB" pin="PB4" pad="90"/>
<connect gate="PB" pin="PB5" pad="91"/>
<connect gate="PB" pin="PB6" pad="92"/>
<connect gate="PB" pin="PB7" pad="93"/>
<connect gate="PB" pin="PB8" pad="95"/>
<connect gate="PB" pin="PB9" pad="96"/>
<connect gate="PC" pin="PC0-ADC_IN10" pad="15"/>
<connect gate="PC" pin="PC1-ADC_IN11" pad="16"/>
<connect gate="PC" pin="PC10" pad="78"/>
<connect gate="PC" pin="PC11" pad="79"/>
<connect gate="PC" pin="PC12" pad="80"/>
<connect gate="PC" pin="PC13" pad="7"/>
<connect gate="PC" pin="PC14-OSC32_IN" pad="8"/>
<connect gate="PC" pin="PC15-OSC32_OUT" pad="9"/>
<connect gate="PC" pin="PC2-ADC_IN12" pad="17"/>
<connect gate="PC" pin="PC3-ADC_IN13" pad="18"/>
<connect gate="PC" pin="PC4-ADC_IN14" pad="33"/>
<connect gate="PC" pin="PC5-ADC_IN15" pad="34"/>
<connect gate="PC" pin="PC6" pad="63"/>
<connect gate="PC" pin="PC7" pad="64"/>
<connect gate="PC" pin="PC8" pad="65"/>
<connect gate="PC" pin="PC9" pad="66"/>
<connect gate="PD" pin="PD0" pad="81"/>
<connect gate="PD" pin="PD1" pad="82"/>
<connect gate="PD" pin="PD10" pad="57"/>
<connect gate="PD" pin="PD11" pad="58"/>
<connect gate="PD" pin="PD12" pad="59"/>
<connect gate="PD" pin="PD13" pad="60"/>
<connect gate="PD" pin="PD14" pad="61"/>
<connect gate="PD" pin="PD15" pad="62"/>
<connect gate="PD" pin="PD2" pad="83"/>
<connect gate="PD" pin="PD3" pad="84"/>
<connect gate="PD" pin="PD4" pad="85"/>
<connect gate="PD" pin="PD5" pad="86"/>
<connect gate="PD" pin="PD6" pad="87"/>
<connect gate="PD" pin="PD7" pad="88"/>
<connect gate="PD" pin="PD8" pad="55"/>
<connect gate="PD" pin="PD9" pad="56"/>
<connect gate="PE" pin="PE0" pad="97"/>
<connect gate="PE" pin="PE1" pad="98"/>
<connect gate="PE" pin="PE10" pad="41"/>
<connect gate="PE" pin="PE11" pad="42"/>
<connect gate="PE" pin="PE12" pad="43"/>
<connect gate="PE" pin="PE13" pad="44"/>
<connect gate="PE" pin="PE14" pad="45"/>
<connect gate="PE" pin="PE15" pad="46"/>
<connect gate="PE" pin="PE2" pad="1"/>
<connect gate="PE" pin="PE3" pad="2"/>
<connect gate="PE" pin="PE4" pad="3"/>
<connect gate="PE" pin="PE5" pad="4"/>
<connect gate="PE" pin="PE6" pad="5"/>
<connect gate="PE" pin="PE7" pad="38"/>
<connect gate="PE" pin="PE8" pad="39"/>
<connect gate="PE" pin="PE9" pad="40"/>
<connect gate="PWR" pin="VBAT" pad="6"/>
<connect gate="PWR" pin="VDD" pad="11 19 28 50 75 100"/>
<connect gate="PWR" pin="VDDA" pad="22"/>
<connect gate="PWR" pin="VSS" pad="10 27 74 99"/>
<connect gate="PWR" pin="VSSA" pad="20"/>
</connects>
<technologies>
<technology name="G">
<attribute name="FLASH" value="1024K"/>
</technology>
<technology name="I">
<attribute name="FLASH" value="2048K"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32F051C" prefix="U">
<description>&lt;h3&gt;STM32F051 in LQPF48 package.&lt;/h3&gt;

&lt;p&gt;STM32F0-series Cortex-M0 microcontroller in a 48 lead package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.st.com/web/en/resource/technical/document/datasheet/DM00039193.pdf"&gt;Datasheet&lt;/a&gt; (DM00039193.pdf)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="PA" symbol="STM32-PA"/>
<gate name="PB" symbol="STM32-PB"/>
<gate name="PWR" symbol="STM32FXXX-PWR"/>
<gate name="CTL" symbol="STM32F0XX-CTL"/>
</gates>
<devices>
<device name="T" package="LQFP48">
<connects>
<connect gate="CTL" pin="BOOT0" pad="44"/>
<connect gate="CTL" pin="NRST" pad="7"/>
<connect gate="CTL" pin="PF0-OSC_IN" pad="5"/>
<connect gate="CTL" pin="PF1-OSC_OUT" pad="6"/>
<connect gate="PA" pin="PA0-ADC_IN0" pad="10"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="11"/>
<connect gate="PA" pin="PA10" pad="31"/>
<connect gate="PA" pin="PA11" pad="32"/>
<connect gate="PA" pin="PA12" pad="33"/>
<connect gate="PA" pin="PA13-SWDIO" pad="34"/>
<connect gate="PA" pin="PA14-SWCLK" pad="37"/>
<connect gate="PA" pin="PA15" pad="38"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="12"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="13"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="14"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="15"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="16"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="17"/>
<connect gate="PA" pin="PA8" pad="29"/>
<connect gate="PA" pin="PA9" pad="30"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="18"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="19"/>
<connect gate="PB" pin="PB10" pad="21"/>
<connect gate="PB" pin="PB11" pad="22"/>
<connect gate="PB" pin="PB12" pad="25"/>
<connect gate="PB" pin="PB13" pad="26"/>
<connect gate="PB" pin="PB14" pad="27"/>
<connect gate="PB" pin="PB15" pad="28"/>
<connect gate="PB" pin="PB2" pad="20"/>
<connect gate="PB" pin="PB3" pad="39"/>
<connect gate="PB" pin="PB4" pad="40"/>
<connect gate="PB" pin="PB5" pad="41"/>
<connect gate="PB" pin="PB6" pad="42"/>
<connect gate="PB" pin="PB7" pad="43"/>
<connect gate="PB" pin="PB8" pad="45"/>
<connect gate="PB" pin="PB9" pad="46"/>
<connect gate="PWR" pin="VBAT" pad="1"/>
<connect gate="PWR" pin="VDD" pad="24 48"/>
<connect gate="PWR" pin="VDDA" pad="9"/>
<connect gate="PWR" pin="VSS" pad="23 47"/>
<connect gate="PWR" pin="VSSA" pad="8"/>
</connects>
<technologies>
<technology name="4">
<attribute name="FLASH" value="16K"/>
</technology>
<technology name="6">
<attribute name="FLASH" value="32K"/>
</technology>
<technology name="8">
<attribute name="FLASH" value="64K"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32F051R" prefix="U">
<description>&lt;h3&gt;STM32F051 in LQPF64 package.&lt;/h3&gt;

&lt;p&gt;STM32F0-series Cortex-M0 microcontroller in 64 lead package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.st.com/web/en/resource/technical/document/datasheet/DM00039193.pdf"&gt;Datasheet&lt;/a&gt; (DM00039193.pdf)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="PA" symbol="STM32-PA"/>
<gate name="PB" symbol="STM32-PB"/>
<gate name="PC" symbol="STM32-PC"/>
<gate name="PWR" symbol="STM32FXXX-PWR"/>
<gate name="CTL" symbol="STM32F0XX-CTL"/>
<gate name="PDF" symbol="STM32-PDF-LQFP64"/>
</gates>
<devices>
<device name="T" package="LQFP64">
<connects>
<connect gate="CTL" pin="BOOT0" pad="60"/>
<connect gate="CTL" pin="NRST" pad="7"/>
<connect gate="CTL" pin="PF0-OSC_IN" pad="5"/>
<connect gate="CTL" pin="PF1-OSC_OUT" pad="6"/>
<connect gate="PA" pin="PA0-ADC_IN0" pad="14"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="15"/>
<connect gate="PA" pin="PA10" pad="43"/>
<connect gate="PA" pin="PA11" pad="44"/>
<connect gate="PA" pin="PA12" pad="45"/>
<connect gate="PA" pin="PA13-SWDIO" pad="46"/>
<connect gate="PA" pin="PA14-SWCLK" pad="49"/>
<connect gate="PA" pin="PA15" pad="50"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="16"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="17"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="20"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="21"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="22"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="23"/>
<connect gate="PA" pin="PA8" pad="41"/>
<connect gate="PA" pin="PA9" pad="42"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="26"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="27"/>
<connect gate="PB" pin="PB10" pad="29"/>
<connect gate="PB" pin="PB11" pad="30"/>
<connect gate="PB" pin="PB12" pad="33"/>
<connect gate="PB" pin="PB13" pad="34"/>
<connect gate="PB" pin="PB14" pad="35"/>
<connect gate="PB" pin="PB15" pad="36"/>
<connect gate="PB" pin="PB2" pad="28"/>
<connect gate="PB" pin="PB3" pad="55"/>
<connect gate="PB" pin="PB4" pad="56"/>
<connect gate="PB" pin="PB5" pad="57"/>
<connect gate="PB" pin="PB6" pad="58"/>
<connect gate="PB" pin="PB7" pad="59"/>
<connect gate="PB" pin="PB8" pad="61"/>
<connect gate="PB" pin="PB9" pad="62"/>
<connect gate="PC" pin="PC0-ADC_IN10" pad="8"/>
<connect gate="PC" pin="PC1-ADC_IN11" pad="9"/>
<connect gate="PC" pin="PC10" pad="51"/>
<connect gate="PC" pin="PC11" pad="52"/>
<connect gate="PC" pin="PC12" pad="53"/>
<connect gate="PC" pin="PC13" pad="2"/>
<connect gate="PC" pin="PC14-OSC32_IN" pad="3"/>
<connect gate="PC" pin="PC15-OSC32_OUT" pad="4"/>
<connect gate="PC" pin="PC2-ADC_IN12" pad="10"/>
<connect gate="PC" pin="PC3-ADC_IN13" pad="11"/>
<connect gate="PC" pin="PC4-ADC_IN14" pad="24"/>
<connect gate="PC" pin="PC5-ADC_IN15" pad="25"/>
<connect gate="PC" pin="PC6" pad="37"/>
<connect gate="PC" pin="PC7" pad="38"/>
<connect gate="PC" pin="PC8" pad="39"/>
<connect gate="PC" pin="PC9" pad="40"/>
<connect gate="PDF" pin="PD2" pad="54"/>
<connect gate="PDF" pin="PF4" pad="18"/>
<connect gate="PDF" pin="PF5" pad="19"/>
<connect gate="PDF" pin="PF6" pad="47"/>
<connect gate="PDF" pin="PF7" pad="48"/>
<connect gate="PWR" pin="VBAT" pad="1"/>
<connect gate="PWR" pin="VDD" pad="32 64"/>
<connect gate="PWR" pin="VDDA" pad="13"/>
<connect gate="PWR" pin="VSS" pad="31 63"/>
<connect gate="PWR" pin="VSSA" pad="12"/>
</connects>
<technologies>
<technology name="4">
<attribute name="FLASH" value="16K"/>
</technology>
<technology name="6">
<attribute name="FLASH" value="32K"/>
</technology>
<technology name="8">
<attribute name="FLASH" value="64K"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="LCMXO2-256*" prefix="U">
<description>&lt;h3&gt; MachXO2-256 in csBGA132 or TQFP144 package.&lt;/h3&gt;

&lt;p&gt;Lattice MachXO2-series FPGA in a 132 ball chip size BGA or 144 lead TQFP package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO23/MachXO2FamilyDataSheet.pdf"&gt;Datasheet&lt;/a&gt; (DS1035)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="MACHXO2-PWR" symbol="MACHXO2-CSBGA132-PWR"/>
<gate name="MACHXO2-ERB" symbol="MACHXO2-ERB"/>
<gate name="MACHXO2-CSBGA132-256-TOP" symbol="MACHXO2-CSBGA132-256-TOP"/>
<gate name="MACHXO2-CSBA132-256-LEFT" symbol="MACHXO2-CSBGA132-256-LEFT"/>
<gate name="MACHXO2-CSBGA132-256-RIGHT" symbol="MACHXO2-CSBGA132-256-RIGHT"/>
<gate name="MACHXO2-CSBGA132-256-BOTTOM" symbol="MACHXO2-CSBGA132-256-BOTTOM"/>
<gate name="MACHXO2-QNF32-256" symbol="MACHXO2-QFN32-256"/>
</gates>
<devices>
<device name="MG132" package="CSBGA132-MACHXO2">
<connects>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_2A/2A/2C/2A/4A" pad="C1"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_2B/2B/2D/2B/4B" pad="C3"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_2C/2C/3A/3A/6A" pad="C2"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_2D/2D/3B/3B/6B" pad="D1"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_3A/3A/3C/4A/7A" pad="E1"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_3B/3B/3D/4B/7B" pad="E2"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_3C/5A/5A/7C/10C" pad="G3"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_3D/5B/5B/7D/10D" pad="H2"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_5A/6A/8A/10A/14A" pad="J1"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_5B/6B/8B/10B/14B" pad="J2"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_6A/7C/10C/14A/20A" pad="M1"/>
<connect gate="MACHXO2-CSBA132-256-LEFT" pin="PL_6B/7D/10D/14B/20B" pad="M2"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7A/12A/15A/18A/21A" pad="P8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7B/12B/15B/18B/21B" pad="M8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7C/12C/18A/21A/24A" pad="M9"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7D/12D/18B/21B/24B" pad="N10"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2A/2A/2A/1A/2A" pad="B14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2B/2B/2B/1B/2B" pad="C13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3A/2C/3A/3A/5A" pad="E12"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3B/2D/3B/3B/5B" pad="E14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3C/3C/4C/5A/8A" pad="F13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3D/3D/4D/5B/8B" pad="F14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5C/6C/9A/11A/15A" pad="K13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5D/6D/9B/11B/15B" pad="K14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6A/7A/9C/12A/16A" pad="L14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6B/7B/9D/12B/16B" pad="M13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6C/7C/10C/14A/19A" pad="N13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6D/7D/10D/14B/19B" pad="N14"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6A/6A/9A/9A/9A" pad="A2"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6B/6B/9B/9B/9B" pad="B3"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8A/9A/12A/17A/18A" pad="A7"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8B/9B/12B/17B/18B" pad="B7"/>
<connect gate="MACHXO2-ERB" pin="CSSPIN/PB_2A..." pad="P3"/>
<connect gate="MACHXO2-ERB" pin="DONE/PT17D" pad="A13"/>
<connect gate="MACHXO2-ERB" pin="INITN/PT17C" pad="B13"/>
<connect gate="MACHXO2-ERB" pin="JTAGENB/PT15C" pad="B9"/>
<connect gate="MACHXO2-ERB" pin="MCLK/CCLK/PB6C" pad="M4"/>
<connect gate="MACHXO2-ERB" pin="PB_2B/4B/4D/5B/4B" pad="M3"/>
<connect gate="MACHXO2-ERB" pin="PROGRAMN/PT15D" pad="C10"/>
<connect gate="MACHXO2-ERB" pin="SCL/PT12C" pad="C8"/>
<connect gate="MACHXO2-ERB" pin="SDA/PT12D" pad="B8"/>
<connect gate="MACHXO2-ERB" pin="SISPI/PB20D" pad="P13"/>
<connect gate="MACHXO2-ERB" pin="SN/PB20C" pad="N12"/>
<connect gate="MACHXO2-ERB" pin="SPISO/PB6D" pad="N4"/>
<connect gate="MACHXO2-ERB" pin="TCK" pad="B6"/>
<connect gate="MACHXO2-ERB" pin="TDI" pad="B4"/>
<connect gate="MACHXO2-ERB" pin="TDO" pad="A4"/>
<connect gate="MACHXO2-ERB" pin="TMS" pad="A6"/>
<connect gate="MACHXO2-PWR" pin="GND@A5" pad="A5"/>
<connect gate="MACHXO2-PWR" pin="GND@B11" pad="B11"/>
<connect gate="MACHXO2-PWR" pin="GND@D13" pad="D13"/>
<connect gate="MACHXO2-PWR" pin="GND@D2" pad="D2"/>
<connect gate="MACHXO2-PWR" pin="GND@G2" pad="G2"/>
<connect gate="MACHXO2-PWR" pin="GND@H13" pad="H13"/>
<connect gate="MACHXO2-PWR" pin="GND@L13" pad="L13"/>
<connect gate="MACHXO2-PWR" pin="GND@L2" pad="L2"/>
<connect gate="MACHXO2-PWR" pin="GND@P10" pad="P10"/>
<connect gate="MACHXO2-PWR" pin="GND@P5" pad="P5"/>
<connect gate="MACHXO2-PWR" pin="VCC@A1" pad="A1"/>
<connect gate="MACHXO2-PWR" pin="VCC@A14" pad="A14"/>
<connect gate="MACHXO2-PWR" pin="VCC@N1" pad="N1"/>
<connect gate="MACHXO2-PWR" pin="VCC@P14" pad="P14"/>
<connect gate="MACHXO2-PWR" pin="VCCIO0@A8" pad="A8"/>
<connect gate="MACHXO2-PWR" pin="VCCIO0@B10" pad="B10"/>
<connect gate="MACHXO2-PWR" pin="VCCIO0@C5" pad="C5"/>
<connect gate="MACHXO2-PWR" pin="VCCIO1@D14" pad="D14"/>
<connect gate="MACHXO2-PWR" pin="VCCIO1@H14" pad="H14"/>
<connect gate="MACHXO2-PWR" pin="VCCIO1@L12" pad="L12"/>
<connect gate="MACHXO2-PWR" pin="VCCIO2@M6" pad="M6"/>
<connect gate="MACHXO2-PWR" pin="VCCIO2@N11" pad="N11"/>
<connect gate="MACHXO2-PWR" pin="VCCIO2@P1" pad="P1"/>
<connect gate="MACHXO2-PWR" pin="VCCIO3/5@D3" pad="D3"/>
<connect gate="MACHXO2-PWR" pin="VCCIO3@L1" pad="L1"/>
<connect gate="MACHXO2-PWR" pin="VCCIO4@G1" pad="G1"/>
<connect gate="MACHXO2-QNF32-256" pin="PB_4A/6C/9A/11A/13A" pad="N6"/>
<connect gate="MACHXO2-QNF32-256" pin="PB_4B/6D/9B/11B/13B" pad="P6"/>
<connect gate="MACHXO2-QNF32-256" pin="PB_4C/10C/11A/16A/20A" pad="M7"/>
<connect gate="MACHXO2-QNF32-256" pin="PB_4D/10D/11B/16B/20B" pad="N8"/>
<connect gate="MACHXO2-QNF32-256" pin="PL_5C/7A/9A/12A/17A" pad="K1"/>
<connect gate="MACHXO2-QNF32-256" pin="PL_5D/7B/9B/12B/17B" pad="K3"/>
<connect gate="MACHXO2-QNF32-256" pin="PR_5A/5C/5C/7A/10A" pad="G13"/>
<connect gate="MACHXO2-QNF32-256" pin="PR_5B/5D/5D/7B/10B" pad="H12"/>
</connects>
<technologies>
<technology name="HC-4"/>
<technology name="HC-5"/>
<technology name="HC-6"/>
<technology name="HE-4"/>
<technology name="HE-5"/>
<technology name="HE-6"/>
<technology name="ZE-1"/>
<technology name="ZE-2"/>
<technology name="ZE-3"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="LCMXO2-1200" prefix="U">
<description>&lt;h3&gt; MachXO2-1200 in csBGA132 or TQFP144 package.&lt;/h3&gt;

&lt;p&gt;Lattice MachXO2-series FPGA in a 132 ball chip size BGA or 144 lead TQFP package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO23/MachXO2FamilyDataSheet.pdf"&gt;Datasheet&lt;/a&gt; (DS1035)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="MACHXO2-CSBGA132-PWR" symbol="MACHXO2-CSBGA132-PWR"/>
<gate name="MACHXO2-ERB" symbol="MACHXO2-ERB"/>
<gate name="MACHXO2-QFN32-256" symbol="MACHXO2-QFN32-256"/>
<gate name="MACHXO2-CSBGA132-256-TOP" symbol="MACHXO2-CSBGA132-256-TOP"/>
<gate name="MACHXO2-CSBGA132-256-LEFT" symbol="MACHXO2-CSBGA132-256-LEFT"/>
<gate name="MACHXO2-CSBGA132-256-RIGHT" symbol="MACHXO2-CSBGA132-256-RIGHT"/>
<gate name="MACHXO2-CSBGA132-256-BOTTOM" symbol="MACHXO2-CSBGA132-256-BOTTOM"/>
<gate name="MACHXO2-CSBGA132-640-TOP" symbol="MACHXO2-CSBGA132-640-TOP"/>
<gate name="MACHXO2-CSBGA132-640-LEFT" symbol="MACHXO2-CSBGA132-640-LEFT"/>
<gate name="MACHXO2-CSBGA132-640-RIGHT" symbol="MACHXO2-CSBGA132-640-RIGHT"/>
<gate name="MACHXO2-CSBGA132-640-BOTTOM" symbol="MACHXO2-CSBGA132-640-BOTTOM"/>
<gate name="MACHXO2-CSBGA132-1200-TOP" symbol="MACHXO2-CSBGA132-1200-TOP"/>
<gate name="MACHXO2-CSBGA132-1200-LEFT" symbol="MACHXO2-CSBGA132-1200-LEFT"/>
<gate name="MACHXO2-CSBGA132-1200-RIGHT" symbol="MACHXO2-CSBGA132-1200-RIGHT"/>
<gate name="MACHXO2-CSBGA132-1200-BOTTOM" symbol="MACHXO2-CSBGA132-1200-BOTTOM"/>
<gate name="MACHXO2-TQFP144" symbol="MACHXO2-TQFP144-1200"/>
</gates>
<devices>
<device name="MG132" package="CSBGA132-MACHXO2">
<connects>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15C/19A/23A" pad="P9"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15D/19B/23B" pad="N9"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20A/24A/29A" pad="M11"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20B/24B/29B" pad="P12"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4A/3A/3A" pad="P2"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4B/3B/3B" pad="N2"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9C/9A/10A" pad="N5"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9D/9B/10B" pad="M5"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//10B/13B/19B" pad="L3"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2A/1A/3A" pad="B1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2B/1B/3B" pad="B2"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4C/6A/9A" pad="F1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4D/6B/9B" pad="F3"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10A/13A/18A" pad="M12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10B/13B/18B" pad="M14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2C/2A/3A" pad="C14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2D/2B/3B" pad="D12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8A/9A/13A" pad="J12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8B/9B/13B" pad="J14"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11A/13A/14A" pad="B5"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11B/13B/14B" pad="C6"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16A/21A/24A" pad="A10"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16B/21B/24B" pad="C11"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17A/23A/27A" pad="C12"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17B/24B/27B" pad="A12"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7A/12A/15A/18A/21A" pad="P8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7B/12B/15B/18B/21B" pad="M8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7C/12C/18A/21A/24A" pad="M9"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7D/12D/18B/21B/24B" pad="N10"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2A/2A/2C/2A/4A" pad="C1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2B/2B/2D/2B/4B" pad="C3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2C/2C/3A/3A/6A" pad="C2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2D/2D/3B/3B/6B" pad="D1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3A/3A/3C/4A/7A" pad="E1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3B/3B/3D/4B/7B" pad="E2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3C/5A/5A/7C/10C" pad="G3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3D/5B/5B/7D/10D" pad="H2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5A/6A/8A/10A/14A" pad="J1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5B/6B/8B/10B/14B" pad="J2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6A/7C/10C/14A/20A" pad="M1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6B/7D/10D/14B/20B" pad="M2"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2A/2A/2A/1A/2A" pad="B14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2B/2B/2B/1B/2B" pad="C13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3A/2C/3A/3A/5A" pad="E12"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3B/2D/3B/3B/5B" pad="E14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3C/3C/4C/5A/8A" pad="F13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3D/3D/4D/5B/8B" pad="F14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5C/6C/9A/11A/15A" pad="K13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5D/6D/9B/11B/15B" pad="K14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6A/7A/9C/12A/16A" pad="L14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6B/7B/9D/12B/16B" pad="M13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6C/7C/10C/14A/19A" pad="N13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6D/7D/10D/14B/19B" pad="N14"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6A/6A/9A/9A/9A" pad="A2"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6B/6B/9B/9B/9B" pad="B3"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8A/9A/12A/17A/18A" pad="A7"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8B/9B/12B/17B/18B" pad="B7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10A/11C/12A/15A" pad="P7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10B/11D/12B/15B" pad="N7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14A/18C/22A/27A" pad="M10"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14B/18D/22B/27B" pad="P11"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4C/6A/6A/7A" pad="N3"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4D/6B/6B/7B" pad="P4"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3C/4A/5A/8A" pad="E3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3D/4B/5B/8B" pad="F2"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5C/5C/9A/13A" pad="H1"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5D/5D/9B/13B" pad="H3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6C/8C/11A/16A" pad="J3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6D/8D/11B/16B" pad="K2"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3A/4A/4A/6A" pad="E13"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3B/4B/4B/6B" pad="F12"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5A/5A/6A/9A" pad="G12"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5B/5B/6B/9B" pad="G14"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6A/8C/10A/14A" pad="J13"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6B/8D/10B/14B" pad="K12"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10A/15A/19A/21A" pad="C9"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10B/15B/19B/21B" pad="A9"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11A/16C/22A/25A" pad="A11"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11B/16D/22B/25B" pad="B12"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6C/10A/11A/11A" pad="A3"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6D/10B/11B/11B" pad="C4"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@A5" pad="A5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@B11" pad="B11"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D13" pad="D13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D2" pad="D2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@G2" pad="G2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@H13" pad="H13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L13" pad="L13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L2" pad="L2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P10" pad="P10"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P5" pad="P5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A1" pad="A1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A14" pad="A14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@N1" pad="N1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@P14" pad="P14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@A8" pad="A8"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@B10" pad="B10"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@C5" pad="C5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@D14" pad="D14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@H14" pad="H14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@L12" pad="L12"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@M6" pad="M6"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@N11" pad="N11"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@P1" pad="P1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3/5@D3" pad="D3"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3@L1" pad="L1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO4@G1" pad="G1"/>
<connect gate="MACHXO2-ERB" pin="CSSPIN/PB_2A..." pad="P3"/>
<connect gate="MACHXO2-ERB" pin="DONE/PT17D" pad="A13"/>
<connect gate="MACHXO2-ERB" pin="INITN/PT17C" pad="B13"/>
<connect gate="MACHXO2-ERB" pin="JTAGENB/PT15C" pad="B9"/>
<connect gate="MACHXO2-ERB" pin="MCLK/CCLK/PB6C" pad="M4"/>
<connect gate="MACHXO2-ERB" pin="PB_2B/4B/4D/5B/4B" pad="M3"/>
<connect gate="MACHXO2-ERB" pin="PROGRAMN/PT15D" pad="C10"/>
<connect gate="MACHXO2-ERB" pin="SCL/PT12C" pad="C8"/>
<connect gate="MACHXO2-ERB" pin="SDA/PT12D" pad="B8"/>
<connect gate="MACHXO2-ERB" pin="SISPI/PB20D" pad="P13"/>
<connect gate="MACHXO2-ERB" pin="SN/PB20C" pad="N12"/>
<connect gate="MACHXO2-ERB" pin="SPISO/PB6D" pad="N4"/>
<connect gate="MACHXO2-ERB" pin="TCK" pad="B6"/>
<connect gate="MACHXO2-ERB" pin="TDI" pad="B4"/>
<connect gate="MACHXO2-ERB" pin="TDO" pad="A4"/>
<connect gate="MACHXO2-ERB" pin="TMS" pad="A6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4A/6C/9A/11A/13A" pad="N6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4B/6D/9B/11B/13B" pad="P6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4C/10C/11A/16A/20A" pad="M7"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4D/10D/11B/16B/20B" pad="N8"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5C/7A/9A/12A/17A" pad="K1"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5D/7B/9B/12B/17B" pad="K3"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5A/5C/5C/7A/10A" pad="G13"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5B/5D/5D/7B/10B" pad="H12"/>
<connect gate="MACHXO2-TQFP144" pin="PL_//10A/13A/19A" pad="NC1"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9C/10A/10A" pad="NC2"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9D/10B/10B" pad="NC3"/>
</connects>
<technologies>
<technology name="HC-4"/>
<technology name="HC-5"/>
<technology name="HC-6"/>
<technology name="HE-4"/>
<technology name="HE-5"/>
<technology name="HE-6"/>
<technology name="ZE-1"/>
<technology name="ZE-2"/>
<technology name="ZE-3"/>
</technologies>
</device>
<device name="TG144" package="TQFP144">
<connects>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15C/19A/23A" pad="59"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15D/19B/23B" pad="60"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20A/24A/29A" pad="68"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20B/24B/29B" pad="69"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4A/3A/3A" pad="38"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4B/3B/3B" pad="39"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9C/9A/10A" pad="47"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9D/9B/10B" pad="48"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//10B/13B/19B" pad="33"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2A/1A/3A" pad="1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2B/1B/3B" pad="2"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4C/6A/9A" pad="13"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4D/6B/9B" pad="14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10A/13A/18A" pad="76"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10B/13B/18B" pad="75"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2C/2A/3A" pad="105"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2D/2B/3B" pad="104"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8A/9A/13A" pad="86"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8B/9B/13B" pad="85"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11A/13A/14A" pad="133"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11B/13B/14B" pad="132"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16A/21A/24A" pad="117"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16B/21B/24B" pad="115"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17A/23A/27A" pad="112"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17B/24B/27B" pad="111"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7A/12A/15A/18A/21A" pad="57"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7B/12B/15B/18B/21B" pad="58"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7C/12C/18A/21A/24A" pad="61"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7D/12D/18B/21B/24B" pad="62"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2A/2A/2C/2A/4A" pad="3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2B/2B/2D/2B/4B" pad="4"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2C/2C/3A/3A/6A" pad="5"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2D/2D/3B/3B/6B" pad="6"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3A/3A/3C/4A/7A" pad="9"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3B/3B/3D/4B/7B" pad="10"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3C/5A/5A/7C/10C" pad="19"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3D/5B/5B/7D/10D" pad="20"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5A/6A/8A/10A/14A" pad="23"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5B/6B/8B/10B/14B" pad="24"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6A/7C/10C/14A/20A" pad="34"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6B/7D/10D/14B/20B" pad="35"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2A/2A/2A/1A/2A" pad="107"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2B/2B/2B/1B/2B" pad="106"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3A/2C/3A/3A/5A" pad="100"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3B/2D/3B/3B/5B" pad="99"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3C/3C/4C/5A/8A" pad="96"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3D/3D/4D/5B/8B" pad="95"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5C/6C/9A/11A/15A" pad="82"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5D/6D/9B/11B/15B" pad="81"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6A/7A/9C/12A/16A" pad="78"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6B/7B/9D/12B/16B" pad="77"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6C/7C/10C/14A/19A" pad="74"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6D/7D/10D/14B/19B" pad="73"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6A/6A/9A/9A/9A" pad="143"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6B/6B/9B/9B/9B" pad="142"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8A/9A/12A/17A/18A" pad="128"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8B/9B/12B/17B/18B" pad="127"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10A/11C/12A/15A" pad="52"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10B/11D/12B/15B" pad="54"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14A/18C/22A/27A" pad="65"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14B/18D/22B/27B" pad="67"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4C/6A/6A/7A" pad="42"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4D/6B/6B/7B" pad="43"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3C/4A/5A/8A" pad="11"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3D/4B/5B/8B" pad="12"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5C/5C/9A/13A" pad="21"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5D/5D/9B/13B" pad="22"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6C/8C/11A/16A" pad="25"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6D/8D/11B/16B" pad="26"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3A/4A/4A/6A" pad="98"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3B/4B/4B/6B" pad="97"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5A/5A/6A/9A" pad="94"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5B/5B/6B/9B" pad="93"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6A/8C/10A/14A" pad="84"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6B/8D/10B/14B" pad="83"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10A/15A/19A/21A" pad="122"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10B/15B/19B/21B" pad="121"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11A/16C/22A/25A" pad="114"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11B/16D/22B/25B" pad="113"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6C/10A/11A/11A" pad="139"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6D/10B/11B/11B" pad="138"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@A5" pad="46 116"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@B11" pad="134"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D13" pad="101"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D2" pad="8"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@G2" pad="18"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@H13" pad="80 90"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L13" pad="124"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L2" pad="29"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P10" pad="64"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P5" pad="53"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A1" pad="144"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A14" pad="72"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@N1" pad="36"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@P14" pad="108"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@A8" pad="135"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@B10" pad="123"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@C5" pad="118"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@D14" pad="88"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@H14" pad="102"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@L12" pad="79"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@M6" pad="51"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@N11" pad="66"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@P1" pad="37"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3/5@D3" pad="7"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3@L1" pad="30"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO4@G1" pad="16"/>
<connect gate="MACHXO2-ERB" pin="CSSPIN/PB_2A..." pad="40"/>
<connect gate="MACHXO2-ERB" pin="DONE/PT17D" pad="109"/>
<connect gate="MACHXO2-ERB" pin="INITN/PT17C" pad="110"/>
<connect gate="MACHXO2-ERB" pin="JTAGENB/PT15C" pad="120"/>
<connect gate="MACHXO2-ERB" pin="MCLK/CCLK/PB6C" pad="44"/>
<connect gate="MACHXO2-ERB" pin="PB_2B/4B/4D/5B/4B" pad="41"/>
<connect gate="MACHXO2-ERB" pin="PROGRAMN/PT15D" pad="119"/>
<connect gate="MACHXO2-ERB" pin="SCL/PT12C" pad="126"/>
<connect gate="MACHXO2-ERB" pin="SDA/PT12D" pad="125"/>
<connect gate="MACHXO2-ERB" pin="SISPI/PB20D" pad="71"/>
<connect gate="MACHXO2-ERB" pin="SN/PB20C" pad="70"/>
<connect gate="MACHXO2-ERB" pin="SPISO/PB6D" pad="45"/>
<connect gate="MACHXO2-ERB" pin="TCK" pad="131"/>
<connect gate="MACHXO2-ERB" pin="TDI" pad="136"/>
<connect gate="MACHXO2-ERB" pin="TDO" pad="137"/>
<connect gate="MACHXO2-ERB" pin="TMS" pad="130"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4A/6C/9A/11A/13A" pad="49"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4B/6D/9B/11B/13B" pad="50"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4C/10C/11A/16A/20A" pad="55"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4D/10D/11B/16B/20B" pad="56"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5C/7A/9A/12A/17A" pad="27"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5D/7B/9B/12B/17B" pad="28"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5A/5C/5C/7A/10A" pad="92"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5B/5D/5D/7B/10B" pad="91"/>
<connect gate="MACHXO2-TQFP144" pin="PL_//10A/13A/19A" pad="32"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9C/10A/10A" pad="141"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9D/10B/10B" pad="140"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="LCMXO2-2000" prefix="U">
<description>&lt;h3&gt; MachXO2-2000 in csBGA132 or TQFP144 package.&lt;/h3&gt;

&lt;p&gt;Lattice MachXO2-series FPGA in a 132 ball chip size BGA or 144 lead TQFP package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO23/MachXO2FamilyDataSheet.pdf"&gt;Datasheet&lt;/a&gt; (DS1035)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="MACHXO2-CSBGA132-PWR" symbol="MACHXO2-CSBGA132-PWR"/>
<gate name="MACHXO2-ERB" symbol="MACHXO2-ERB"/>
<gate name="MACHXO2-QFN32-256" symbol="MACHXO2-QFN32-256"/>
<gate name="MACHXO2-CSBGA132-256-TOP" symbol="MACHXO2-CSBGA132-256-TOP"/>
<gate name="MACHXO2-CSBGA132-256-LEFT" symbol="MACHXO2-CSBGA132-256-LEFT"/>
<gate name="MACHXO2-CSBGA132-256-RIGHT" symbol="MACHXO2-CSBGA132-256-RIGHT"/>
<gate name="MACHXO2-CSBGA132-256-BOTTOM" symbol="MACHXO2-CSBGA132-256-BOTTOM"/>
<gate name="MACHXO2-CSBGA132-640-TOP" symbol="MACHXO2-CSBGA132-640-TOP"/>
<gate name="MACHXO2-CSBGA132-640-LEFT" symbol="MACHXO2-CSBGA132-640-LEFT"/>
<gate name="MACHXO2-CSBGA132-640-RIGHT" symbol="MACHXO2-CSBGA132-640-RIGHT"/>
<gate name="MACHXO2-CSBGA132-640-BOTTOM" symbol="MACHXO2-CSBGA132-640-BOTTOM"/>
<gate name="MACHXO2-CSBGA132-1200-TOP" symbol="MACHXO2-CSBGA132-1200-TOP"/>
<gate name="MACHXO2-CSBGA132-1200-LEFT" symbol="MACHXO2-CSBGA132-1200-LEFT"/>
<gate name="MACHXO2-CSBGA132-1200-RIGHT" symbol="MACHXO2-CSBGA132-1200-RIGHT"/>
<gate name="MACHXO2-CSBGA132-1200-BOTTOM" symbol="MACHXO2-CSBGA132-1200-BOTTOM"/>
<gate name="MACHXO2-TQFP144" symbol="MACHXO2-TQFP144-1200"/>
<gate name="MACHXO2-TEFQ144-2000" symbol="MACHXO2-TQFP144-2000"/>
</gates>
<devices>
<device name="MG132" package="CSBGA132-MACHXO2">
<connects>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15C/19A/23A" pad="P9"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15D/19B/23B" pad="N9"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20A/24A/29A" pad="M11"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20B/24B/29B" pad="P12"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4A/3A/3A" pad="P2"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4B/3B/3B" pad="N2"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9C/9A/10A" pad="N5"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9D/9B/10B" pad="M5"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//10B/13B/19B" pad="L3"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2A/1A/3A" pad="B1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2B/1B/3B" pad="B2"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4C/6A/9A" pad="F1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4D/6B/9B" pad="F3"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10A/13A/18A" pad="M12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10B/13B/18B" pad="M14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2C/2A/3A" pad="C14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2D/2B/3B" pad="D12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8A/9A/13A" pad="J12"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8B/9B/13B" pad="J14"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11A/13A/14A" pad="B5"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11B/13B/14B" pad="C6"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16A/21A/24A" pad="A10"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16B/21B/24B" pad="C11"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17A/23A/27A" pad="C12"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17B/24B/27B" pad="A12"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7A/12A/15A/18A/21A" pad="P8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7B/12B/15B/18B/21B" pad="M8"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7C/12C/18A/21A/24A" pad="M9"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7D/12D/18B/21B/24B" pad="N10"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2A/2A/2C/2A/4A" pad="C1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2B/2B/2D/2B/4B" pad="C3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2C/2C/3A/3A/6A" pad="C2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2D/2D/3B/3B/6B" pad="D1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3A/3A/3C/4A/7A" pad="E1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3B/3B/3D/4B/7B" pad="E2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3C/5A/5A/7C/10C" pad="G3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3D/5B/5B/7D/10D" pad="H2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5A/6A/8A/10A/14A" pad="J1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5B/6B/8B/10B/14B" pad="J2"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6A/7C/10C/14A/20A" pad="M1"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6B/7D/10D/14B/20B" pad="M2"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2A/2A/2A/1A/2A" pad="B14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2B/2B/2B/1B/2B" pad="C13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3A/2C/3A/3A/5A" pad="E12"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3B/2D/3B/3B/5B" pad="E14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3C/3C/4C/5A/8A" pad="F13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3D/3D/4D/5B/8B" pad="F14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5C/6C/9A/11A/15A" pad="K13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5D/6D/9B/11B/15B" pad="K14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6A/7A/9C/12A/16A" pad="L14"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6B/7B/9D/12B/16B" pad="M13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6C/7C/10C/14A/19A" pad="N13"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6D/7D/10D/14B/19B" pad="N14"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6A/6A/9A/9A/9A" pad="A2"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6B/6B/9B/9B/9B" pad="B3"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8A/9A/12A/17A/18A" pad="A7"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8B/9B/12B/17B/18B" pad="B7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10A/11C/12A/15A" pad="P7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10B/11D/12B/15B" pad="N7"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14A/18C/22A/27A" pad="M10"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14B/18D/22B/27B" pad="P11"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4C/6A/6A/7A" pad="N3"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4D/6B/6B/7B" pad="P4"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3C/4A/5A/8A" pad="E3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3D/4B/5B/8B" pad="F2"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5C/5C/9A/13A" pad="H1"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5D/5D/9B/13B" pad="H3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6C/8C/11A/16A" pad="J3"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6D/8D/11B/16B" pad="K2"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3A/4A/4A/6A" pad="E13"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3B/4B/4B/6B" pad="F12"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5A/5A/6A/9A" pad="G12"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5B/5B/6B/9B" pad="G14"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6A/8C/10A/14A" pad="J13"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6B/8D/10B/14B" pad="K12"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10A/15A/19A/21A" pad="C9"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10B/15B/19B/21B" pad="A9"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11A/16C/22A/25A" pad="A11"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11B/16D/22B/25B" pad="B12"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6C/10A/11A/11A" pad="A3"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6D/10B/11B/11B" pad="C4"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@A5" pad="A5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@B11" pad="B11"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D13" pad="D13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D2" pad="D2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@G2" pad="G2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@H13" pad="H13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L13" pad="L13"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L2" pad="L2"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P10" pad="P10"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P5" pad="P5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A1" pad="A1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A14" pad="A14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@N1" pad="N1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@P14" pad="P14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@A8" pad="A8"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@B10" pad="B10"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@C5" pad="C5"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@D14" pad="D14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@H14" pad="H14"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@L12" pad="L12"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@M6" pad="M6"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@N11" pad="N11"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@P1" pad="P1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3/5@D3" pad="D3"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3@L1" pad="L1"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO4@G1" pad="G1"/>
<connect gate="MACHXO2-ERB" pin="CSSPIN/PB_2A..." pad="P3"/>
<connect gate="MACHXO2-ERB" pin="DONE/PT17D" pad="A13"/>
<connect gate="MACHXO2-ERB" pin="INITN/PT17C" pad="B13"/>
<connect gate="MACHXO2-ERB" pin="JTAGENB/PT15C" pad="B9"/>
<connect gate="MACHXO2-ERB" pin="MCLK/CCLK/PB6C" pad="M4"/>
<connect gate="MACHXO2-ERB" pin="PB_2B/4B/4D/5B/4B" pad="M3"/>
<connect gate="MACHXO2-ERB" pin="PROGRAMN/PT15D" pad="C10"/>
<connect gate="MACHXO2-ERB" pin="SCL/PT12C" pad="C8"/>
<connect gate="MACHXO2-ERB" pin="SDA/PT12D" pad="B8"/>
<connect gate="MACHXO2-ERB" pin="SISPI/PB20D" pad="P13"/>
<connect gate="MACHXO2-ERB" pin="SN/PB20C" pad="N12"/>
<connect gate="MACHXO2-ERB" pin="SPISO/PB6D" pad="N4"/>
<connect gate="MACHXO2-ERB" pin="TCK" pad="B6"/>
<connect gate="MACHXO2-ERB" pin="TDI" pad="B4"/>
<connect gate="MACHXO2-ERB" pin="TDO" pad="A4"/>
<connect gate="MACHXO2-ERB" pin="TMS" pad="A6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4A/6C/9A/11A/13A" pad="N6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4B/6D/9B/11B/13B" pad="P6"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4C/10C/11A/16A/20A" pad="M7"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4D/10D/11B/16B/20B" pad="N8"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5C/7A/9A/12A/17A" pad="K1"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5D/7B/9B/12B/17B" pad="K3"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5A/5C/5C/7A/10A" pad="G13"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5B/5D/5D/7B/10B" pad="H12"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PL_///7A/10A/10A" pad="NC4"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PL_///7B/10B/10B" pad="NC5"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PR_///7C/10C/15A" pad="NC6"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PR_///7D/10D/15B" pad="NC7"/>
<connect gate="MACHXO2-TQFP144" pin="PL_//10A/13A/19A" pad="NC1"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9C/10A/10A" pad="NC2"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9D/10B/10B" pad="NC3"/>
</connects>
<technologies>
<technology name="HC-4"/>
<technology name="HC-5"/>
<technology name="HC-6"/>
<technology name="HE-4"/>
<technology name="HE-5"/>
<technology name="HE-6"/>
<technology name="ZE-1"/>
<technology name="ZE-2"/>
<technology name="ZE-3"/>
</technologies>
</device>
<device name="TG144" package="TQFP144">
<connects>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15C/19A/23A" pad="59"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//15D/19B/23B" pad="60"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20A/24A/29A" pad="68"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//20B/24B/29B" pad="69"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4A/3A/3A" pad="38"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//4B/3B/3B" pad="39"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9C/9A/10A" pad="47"/>
<connect gate="MACHXO2-CSBGA132-1200-BOTTOM" pin="PB_//9D/9B/10B" pad="48"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//10B/13B/19B" pad="33"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2A/1A/3A" pad="1"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//2B/1B/3B" pad="2"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4C/6A/9A" pad="13"/>
<connect gate="MACHXO2-CSBGA132-1200-LEFT" pin="PL_//4D/6B/9B" pad="14"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10A/13A/18A" pad="76"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//10B/13B/18B" pad="75"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2C/2A/3A" pad="105"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//2D/2B/3B" pad="104"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8A/9A/13A" pad="86"/>
<connect gate="MACHXO2-CSBGA132-1200-RIGHT" pin="PR_//8B/9B/13B" pad="85"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11A/13A/14A" pad="133"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//11B/13B/14B" pad="132"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16A/21A/24A" pad="117"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//16B/21B/24B" pad="115"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17A/23A/27A" pad="112"/>
<connect gate="MACHXO2-CSBGA132-1200-TOP" pin="PT_//17B/24B/27B" pad="111"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7A/12A/15A/18A/21A" pad="57"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7B/12B/15B/18B/21B" pad="58"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7C/12C/18A/21A/24A" pad="61"/>
<connect gate="MACHXO2-CSBGA132-256-BOTTOM" pin="PB_7D/12D/18B/21B/24B" pad="62"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2A/2A/2C/2A/4A" pad="3"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2B/2B/2D/2B/4B" pad="4"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2C/2C/3A/3A/6A" pad="5"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_2D/2D/3B/3B/6B" pad="6"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3A/3A/3C/4A/7A" pad="9"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3B/3B/3D/4B/7B" pad="10"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3C/5A/5A/7C/10C" pad="19"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_3D/5B/5B/7D/10D" pad="20"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5A/6A/8A/10A/14A" pad="23"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_5B/6B/8B/10B/14B" pad="24"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6A/7C/10C/14A/20A" pad="34"/>
<connect gate="MACHXO2-CSBGA132-256-LEFT" pin="PL_6B/7D/10D/14B/20B" pad="35"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2A/2A/2A/1A/2A" pad="107"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_2B/2B/2B/1B/2B" pad="106"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3A/2C/3A/3A/5A" pad="100"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3B/2D/3B/3B/5B" pad="99"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3C/3C/4C/5A/8A" pad="96"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_3D/3D/4D/5B/8B" pad="95"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5C/6C/9A/11A/15A" pad="82"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_5D/6D/9B/11B/15B" pad="81"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6A/7A/9C/12A/16A" pad="78"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6B/7B/9D/12B/16B" pad="77"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6C/7C/10C/14A/19A" pad="74"/>
<connect gate="MACHXO2-CSBGA132-256-RIGHT" pin="PR_6D/7D/10D/14B/19B" pad="73"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6A/6A/9A/9A/9A" pad="143"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_6B/6B/9B/9B/9B" pad="142"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8A/9A/12A/17A/18A" pad="128"/>
<connect gate="MACHXO2-CSBGA132-256-TOP" pin="PT_8B/9B/12B/17B/18B" pad="127"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10A/11C/12A/15A" pad="52"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/10B/11D/12B/15B" pad="54"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14A/18C/22A/27A" pad="65"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/14B/18D/22B/27B" pad="67"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4C/6A/6A/7A" pad="42"/>
<connect gate="MACHXO2-CSBGA132-640-BOTTOM" pin="PB_/4D/6B/6B/7B" pad="43"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3C/4A/5A/8A" pad="11"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/3D/4B/5B/8B" pad="12"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5C/5C/9A/13A" pad="21"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/5D/5D/9B/13B" pad="22"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6C/8C/11A/16A" pad="25"/>
<connect gate="MACHXO2-CSBGA132-640-LEFT" pin="PL_/6D/8D/11B/16B" pad="26"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3A/4A/4A/6A" pad="98"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/3B/4B/4B/6B" pad="97"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5A/5A/6A/9A" pad="94"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/5B/5B/6B/9B" pad="93"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6A/8C/10A/14A" pad="84"/>
<connect gate="MACHXO2-CSBGA132-640-RIGHT" pin="PR_/6B/8D/10B/14B" pad="83"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10A/15A/19A/21A" pad="122"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/10B/15B/19B/21B" pad="121"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11A/16C/22A/25A" pad="114"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/11B/16D/22B/25B" pad="113"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6C/10A/11A/11A" pad="139"/>
<connect gate="MACHXO2-CSBGA132-640-TOP" pin="PT_/6D/10B/11B/11B" pad="138"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@A5" pad="46 116"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@B11" pad="134"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D13" pad="101"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@D2" pad="8"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@G2" pad="18"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@H13" pad="80 90"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L13" pad="124"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@L2" pad="29"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P10" pad="64"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="GND@P5" pad="53"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A1" pad="144"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@A14" pad="72"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@N1" pad="36"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCC@P14" pad="108"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@A8" pad="135"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@B10" pad="123"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO0@C5" pad="118"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@D14" pad="88"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@H14" pad="102"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO1@L12" pad="79"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@M6" pad="51"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@N11" pad="66"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO2@P1" pad="37"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3/5@D3" pad="7"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO3@L1" pad="30"/>
<connect gate="MACHXO2-CSBGA132-PWR" pin="VCCIO4@G1" pad="16"/>
<connect gate="MACHXO2-ERB" pin="CSSPIN/PB_2A..." pad="40"/>
<connect gate="MACHXO2-ERB" pin="DONE/PT17D" pad="109"/>
<connect gate="MACHXO2-ERB" pin="INITN/PT17C" pad="110"/>
<connect gate="MACHXO2-ERB" pin="JTAGENB/PT15C" pad="120"/>
<connect gate="MACHXO2-ERB" pin="MCLK/CCLK/PB6C" pad="44"/>
<connect gate="MACHXO2-ERB" pin="PB_2B/4B/4D/5B/4B" pad="41"/>
<connect gate="MACHXO2-ERB" pin="PROGRAMN/PT15D" pad="119"/>
<connect gate="MACHXO2-ERB" pin="SCL/PT12C" pad="126"/>
<connect gate="MACHXO2-ERB" pin="SDA/PT12D" pad="125"/>
<connect gate="MACHXO2-ERB" pin="SISPI/PB20D" pad="71"/>
<connect gate="MACHXO2-ERB" pin="SN/PB20C" pad="70"/>
<connect gate="MACHXO2-ERB" pin="SPISO/PB6D" pad="45"/>
<connect gate="MACHXO2-ERB" pin="TCK" pad="131"/>
<connect gate="MACHXO2-ERB" pin="TDI" pad="136"/>
<connect gate="MACHXO2-ERB" pin="TDO" pad="137"/>
<connect gate="MACHXO2-ERB" pin="TMS" pad="130"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4A/6C/9A/11A/13A" pad="49"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4B/6D/9B/11B/13B" pad="50"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4C/10C/11A/16A/20A" pad="55"/>
<connect gate="MACHXO2-QFN32-256" pin="PB_4D/10D/11B/16B/20B" pad="56"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5C/7A/9A/12A/17A" pad="27"/>
<connect gate="MACHXO2-QFN32-256" pin="PL_5D/7B/9B/12B/17B" pad="28"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5A/5C/5C/7A/10A" pad="92"/>
<connect gate="MACHXO2-QFN32-256" pin="PR_5B/5D/5D/7B/10B" pad="91"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PL_///7A/10A/10A" pad="15"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PL_///7B/10B/10B" pad="17"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PR_///7C/10C/15A" pad="87"/>
<connect gate="MACHXO2-TEFQ144-2000" pin="PR_///7D/10D/15B" pad="89"/>
<connect gate="MACHXO2-TQFP144" pin="PL_//10A/13A/19A" pad="32"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9C/10A/10A" pad="141"/>
<connect gate="MACHXO2-TQFP144" pin="PT_//9D/10B/10B" pad="140"/>
</connects>
<technologies>
<technology name="HC-4"/>
<technology name="HC-5"/>
<technology name="HC-6"/>
<technology name="HE-4"/>
<technology name="HE-5"/>
<technology name="HE-6"/>
<technology name="ZE-1"/>
<technology name="ZE-2"/>
<technology name="ZE-3"/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ELLI-STM32F4" prefix="U">
<description>&lt;h3&gt;STM32F427 / 429 ELL-i functions.&lt;/h3&gt;

&lt;p&gt;This device contains a number of pseudo-symbols, meant to be used with a real STM32F42x MCU.  The pseudo-symbols list the ELL-i project functions for the STM32F4 MCU pins.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;TBD (a link to the relevant design document)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="ELLI-STM32-PA"/>
<gate name="G$2" symbol="ELLI-STM32-PB"/>
<gate name="G$3" symbol="ELLI-STM32-PC"/>
<gate name="G$4" symbol="ELLI-STM32-PD"/>
<gate name="G$5" symbol="ELLI-STM32-PF"/>
<gate name="G$6" symbol="ELLI-STM32-PG"/>
<gate name="G$7" symbol="ELLI-STM32-PE"/>
</gates>
<devices>
<device name="">
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ELLI-MACHXO2-2000" prefix="U">
<description>&lt;h3&gt;MachXO2 2000 ELL-i functions.&lt;/h3&gt;

&lt;p&gt;This device contains a number of pseudo-symbols, meant to be used with a real MachXO2-2000 FPGA.  The pseudo-symbols list the ELL-i project functions for the 132/144 pins FPGA package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;TBD (a link to the relevant design document)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="ELLI-MACHXO2-256-BOTTOM"/>
<gate name="G$2" symbol="ELLI-MACHXO2-256-LEFT"/>
<gate name="G$3" symbol="ELLI-MACHXO2-256-QNF32"/>
<gate name="G$4" symbol="ELLI-MACHXO2-256-RIGHT"/>
<gate name="G$5" symbol="ELLI-MACHXO2-256-TOP"/>
<gate name="G$6" symbol="ELLI-MACHXO2-640-BOTTOM"/>
<gate name="G$7" symbol="ELLI-MACHXO2-640-LEFT"/>
<gate name="G$8" symbol="ELLI-MACHXO2-640-RIGHT"/>
<gate name="G$9" symbol="ELLI-MACHXO2-640-TOP"/>
<gate name="G$10" symbol="ELLI-MACHXO2-1200-BOTTOM"/>
<gate name="G$11" symbol="ELLI-MACHXO2-1200-LEFT"/>
<gate name="G$12" symbol="ELLI-MACHXO2-1200-RIGHT"/>
<gate name="G$13" symbol="ELLI-MACHXO2-1200-TOP"/>
<gate name="G$14" symbol="ELLI-MACHXO2-1200-TQFP144"/>
<gate name="G$15" symbol="ELLI-MACHXO2-2000-TQFP144"/>
</gates>
<devices>
<device name="">
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="LCMXO2-256*SG32" prefix="U">
<description>&lt;h3&gt;MachXO2-256 in 32-pin QFN package.&lt;/h3&gt;

&lt;p&gt;Lattice MachXO2-series FPGA in a 32-pin QFN package, 0.5 mm pitch.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;&lt;a href="http://www.latticesemi.com/~/media/Documents/DataSheets/MachXO23/MachXO2FamilyDataSheet.pdf"&gt;Datasheet&lt;/a&gt; (DS1035)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="IO" symbol="MACHXO2-QFN32-256"/>
<gate name="ERB" symbol="MACHXO2-ERB"/>
<gate name="PWR" symbol="MACHXO2-QFN32-PWR"/>
</gates>
<devices>
<device name="" package="QFN-32">
<connects>
<connect gate="ERB" pin="CSSPIN/PB_2A..." pad="8"/>
<connect gate="ERB" pin="DONE/PT17D" pad="23"/>
<connect gate="ERB" pin="INITN/PT17C" pad="NC1"/>
<connect gate="ERB" pin="JTAGENB/PT15C" pad="26"/>
<connect gate="ERB" pin="MCLK/CCLK/PB6C" pad="9"/>
<connect gate="ERB" pin="PB_2B/4B/4D/5B/4B" pad="NC2"/>
<connect gate="ERB" pin="PROGRAMN/PT15D" pad="25"/>
<connect gate="ERB" pin="SCL/PT12C" pad="28"/>
<connect gate="ERB" pin="SDA/PT12D" pad="27"/>
<connect gate="ERB" pin="SISPI/PB20D" pad="17"/>
<connect gate="ERB" pin="SN/PB20C" pad="16"/>
<connect gate="ERB" pin="SPISO/PB6D" pad="10"/>
<connect gate="ERB" pin="TCK" pad="30"/>
<connect gate="ERB" pin="TDI" pad="32"/>
<connect gate="ERB" pin="TDO" pad="1"/>
<connect gate="ERB" pin="TMS" pad="29"/>
<connect gate="IO" pin="PB_4A/6C/9A/11A/13A" pad="11"/>
<connect gate="IO" pin="PB_4B/6D/9B/11B/13B" pad="12"/>
<connect gate="IO" pin="PB_4C/10C/11A/16A/20A" pad="13"/>
<connect gate="IO" pin="PB_4D/10D/11B/16B/20B" pad="14"/>
<connect gate="IO" pin="PL_5C/7A/9A/12A/17A" pad="4"/>
<connect gate="IO" pin="PL_5D/7B/9B/12B/17B" pad="5"/>
<connect gate="IO" pin="PR_5A/5C/5C/7A/10A" pad="21"/>
<connect gate="IO" pin="PR_5B/5D/5D/7B/10B" pad="20"/>
<connect gate="PWR" pin="GND" pad="3 22"/>
<connect gate="PWR" pin="VCC" pad="2 18"/>
<connect gate="PWR" pin="VCCIO0" pad="24 31"/>
<connect gate="PWR" pin="VCCIO1" pad="19"/>
<connect gate="PWR" pin="VCCIO2" pad="7 15"/>
<connect gate="PWR" pin="VCCIO3" pad="6"/>
</connects>
<technologies>
<technology name="HC-4"/>
<technology name="HC-5"/>
<technology name="HC-6"/>
<technology name="HE-4"/>
<technology name="HE-5"/>
<technology name="HE-6"/>
<technology name="ZE-1"/>
<technology name="ZE-2"/>
<technology name="ZE-3"/>
</technologies>
</device>
<device name="-V" package="QFN-32-PAD-VIAS">
<connects>
<connect gate="ERB" pin="CSSPIN/PB_2A..." pad="8"/>
<connect gate="ERB" pin="DONE/PT17D" pad="23"/>
<connect gate="ERB" pin="INITN/PT17C" pad="NC1"/>
<connect gate="ERB" pin="JTAGENB/PT15C" pad="26"/>
<connect gate="ERB" pin="MCLK/CCLK/PB6C" pad="9"/>
<connect gate="ERB" pin="PB_2B/4B/4D/5B/4B" pad="NC2"/>
<connect gate="ERB" pin="PROGRAMN/PT15D" pad="25"/>
<connect gate="ERB" pin="SCL/PT12C" pad="28"/>
<connect gate="ERB" pin="SDA/PT12D" pad="27"/>
<connect gate="ERB" pin="SISPI/PB20D" pad="17"/>
<connect gate="ERB" pin="SN/PB20C" pad="16"/>
<connect gate="ERB" pin="SPISO/PB6D" pad="10"/>
<connect gate="ERB" pin="TCK" pad="30"/>
<connect gate="ERB" pin="TDI" pad="32"/>
<connect gate="ERB" pin="TDO" pad="1"/>
<connect gate="ERB" pin="TMS" pad="29"/>
<connect gate="IO" pin="PB_4A/6C/9A/11A/13A" pad="11"/>
<connect gate="IO" pin="PB_4B/6D/9B/11B/13B" pad="12"/>
<connect gate="IO" pin="PB_4C/10C/11A/16A/20A" pad="13"/>
<connect gate="IO" pin="PB_4D/10D/11B/16B/20B" pad="14"/>
<connect gate="IO" pin="PL_5C/7A/9A/12A/17A" pad="4"/>
<connect gate="IO" pin="PL_5D/7B/9B/12B/17B" pad="5"/>
<connect gate="IO" pin="PR_5A/5C/5C/7A/10A" pad="21"/>
<connect gate="IO" pin="PR_5B/5D/5D/7B/10B" pad="20"/>
<connect gate="PWR" pin="GND" pad="3 22 EP VIA1 VIA2 VIA3 VIA4"/>
<connect gate="PWR" pin="VCC" pad="2 18"/>
<connect gate="PWR" pin="VCCIO0" pad="24 31"/>
<connect gate="PWR" pin="VCCIO1" pad="19"/>
<connect gate="PWR" pin="VCCIO2" pad="7 15"/>
<connect gate="PWR" pin="VCCIO3" pad="6"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ELLI-STM32F0" prefix="U">
<description>&lt;h3&gt;STM32F051/030 ELL-i functions.&lt;/h3&gt;

&lt;p&gt;This device contains a number of pseudo-symbols, meant to be used with a real STM32F0 MCU.  The pseudo-symbols list the ELL-i project functions for the STM32F0 MCU pins in a 64-pin package.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;TBD (a link to the relevant design document)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="ELLI-SMALL-STM32-PA"/>
<gate name="G$2" symbol="ELLI-SMALL-STM32-PB"/>
<gate name="G$3" symbol="ELLI-SMALL-STM32-PC"/>
<gate name="PDF" symbol="ELLI-SMALL-STM32-PDF-LQFP64"/>
</gates>
<devices>
<device name="">
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ENC624J600-I/PT" prefix="U">
<description>Stand-Alone 10/100 Ethernet Controller</description>
<gates>
<gate name="A" symbol="ENC624J600-I/PT"/>
</gates>
<devices>
<device name="" package="QFP50P1200X1200X120-64N">
<connects>
<connect gate="A" pin="A0" pad="57"/>
<connect gate="A" pin="A1" pad="58"/>
<connect gate="A" pin="A10" pad="19"/>
<connect gate="A" pin="A11" pad="20"/>
<connect gate="A" pin="A12" pad="43"/>
<connect gate="A" pin="A13" pad="44"/>
<connect gate="A" pin="A14/PSPCFG1" pad="45"/>
<connect gate="A" pin="A2" pad="59"/>
<connect gate="A" pin="A3" pad="60"/>
<connect gate="A" pin="A4" pad="61"/>
<connect gate="A" pin="A5" pad="9"/>
<connect gate="A" pin="A6" pad="10"/>
<connect gate="A" pin="A7" pad="11"/>
<connect gate="A" pin="A8" pad="12"/>
<connect gate="A" pin="A9" pad="13"/>
<connect gate="A" pin="AD0" pad="53"/>
<connect gate="A" pin="AD1" pad="54"/>
<connect gate="A" pin="AD10" pad="37"/>
<connect gate="A" pin="AD11" pad="38"/>
<connect gate="A" pin="AD12" pad="39"/>
<connect gate="A" pin="AD13" pad="40"/>
<connect gate="A" pin="AD14" pad="41"/>
<connect gate="A" pin="AD15" pad="42"/>
<connect gate="A" pin="AD2" pad="55"/>
<connect gate="A" pin="AD3" pad="56"/>
<connect gate="A" pin="AD4" pad="5"/>
<connect gate="A" pin="AD5" pad="6"/>
<connect gate="A" pin="AD6" pad="7"/>
<connect gate="A" pin="AD7" pad="8"/>
<connect gate="A" pin="AD8" pad="35"/>
<connect gate="A" pin="AD9" pad="36"/>
<connect gate="A" pin="CLKOUT" pad="33"/>
<connect gate="A" pin="LEDA" pad="15"/>
<connect gate="A" pin="LEDB" pad="14"/>
<connect gate="A" pin="OSC1" pad="3"/>
<connect gate="A" pin="OSC2" pad="2"/>
<connect gate="A" pin="PSPCFG2" pad="17"/>
<connect gate="A" pin="PSPCFG3" pad="18"/>
<connect gate="A" pin="RBIAS" pad="16"/>
<connect gate="A" pin="SCK/AL/PSPCFG4" pad="52"/>
<connect gate="A" pin="SI/RD/R~W" pad="51"/>
<connect gate="A" pin="SO/WR/WRL/EN/BOSEL" pad="50"/>
<connect gate="A" pin="TPIN+" pad="26"/>
<connect gate="A" pin="TPIN-" pad="27"/>
<connect gate="A" pin="TPOUT+" pad="30"/>
<connect gate="A" pin="TPOUT-" pad="31"/>
<connect gate="A" pin="VCAP" pad="63"/>
<connect gate="A" pin="VDD" pad="64"/>
<connect gate="A" pin="VDDOSC" pad="4"/>
<connect gate="A" pin="VDDPLL" pad="22"/>
<connect gate="A" pin="VDDRX" pad="25"/>
<connect gate="A" pin="VDDTX" pad="28"/>
<connect gate="A" pin="VDD_2" pad="21"/>
<connect gate="A" pin="VDD_3" pad="47"/>
<connect gate="A" pin="VSS" pad="62"/>
<connect gate="A" pin="VSSOSC" pad="1"/>
<connect gate="A" pin="VSSPLL" pad="23"/>
<connect gate="A" pin="VSSRX" pad="24"/>
<connect gate="A" pin="VSSTX" pad="32"/>
<connect gate="A" pin="VSSTX1" pad="29"/>
<connect gate="A" pin="VSS_2" pad="46"/>
<connect gate="A" pin="WRH/B1SEL" pad="48"/>
<connect gate="A" pin="~CS/CS" pad="49"/>
<connect gate="A" pin="~INT/SPISEL" pad="34"/>
</connects>
<technologies>
<technology name="">
<attribute name="DESCRIPTION" value="Stand-Alone 10/100 Ethernet Controller"/>
<attribute name="MPN" value="enc624j600-I/pt"/>
<attribute name="OC_FARNELL" value="1740227"/>
<attribute name="OC_NEWARK" value="07P9123"/>
<attribute name="PACKAGE" value="TQFP-64"/>
<attribute name="SUPPLIER" value="Microchip"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ELLI-MACHXO2-256" prefix="U">
<description>&lt;h3&gt;MachXO2 256 QFN32 ELL-i functions.&lt;/h3&gt;

&lt;p&gt;This device contains a pseudo-symbols, meant to be used with a corresponding MachXO2-256 FPGA device.  The pseudo-symbols list the ELL-i project extra functions for the 32 pins FPGA package. Most of the functions in the QFN32 package are predefined by Lattice, though overrideable by a user design.&lt;/p&gt;

&lt;ul&gt;
   &lt;li&gt;TBD (a link to the relevant design document)&lt;/li&gt;.
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="ELLI-SMALL-MACHXO2-ALL"/>
</gates>
<devices>
<device name="">
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="FST3257" prefix="U">
<description>&lt;p&gt;
Quad 2:1 Multiplexer / Demultiplexer Bus Switch
&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="FST3257"/>
</gates>
<devices>
<device name="" package="SOIC-16-NARROW">
<connects>
<connect gate="G$1" pin="!EN" pad="15"/>
<connect gate="G$1" pin="1A" pad="4"/>
<connect gate="G$1" pin="1A0" pad="2"/>
<connect gate="G$1" pin="1A1" pad="3"/>
<connect gate="G$1" pin="2B" pad="7"/>
<connect gate="G$1" pin="2B0" pad="5"/>
<connect gate="G$1" pin="2B1" pad="6"/>
<connect gate="G$1" pin="3C" pad="9"/>
<connect gate="G$1" pin="3C0" pad="11"/>
<connect gate="G$1" pin="3C1" pad="10"/>
<connect gate="G$1" pin="4D" pad="12"/>
<connect gate="G$1" pin="4D0" pad="14"/>
<connect gate="G$1" pin="4D1" pad="13"/>
<connect gate="G$1" pin="GND" pad="8"/>
<connect gate="G$1" pin="S" pad="1"/>
<connect gate="G$1" pin="VCC" pad="16"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32-M-64-LQFP" prefix="U">
<description>STM32F103 Medium Density 64pin LQFP
&lt;br&gt;&lt;br&gt;
&lt;a href="http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00161566.pdf"&gt;Datasheet&lt;/a&gt;</description>
<gates>
<gate name="G$1" symbol="STM32-M-64-LQFP"/>
</gates>
<devices>
<device name="" package="LQFP64">
<connects>
<connect gate="G$1" pin="BOOT0" pad="60"/>
<connect gate="G$1" pin="NRST" pad="7"/>
<connect gate="G$1" pin="PA0-WKUP/USART2CTS/ADC0/TIM2CH1ETR" pad="14"/>
<connect gate="G$1" pin="PA1-USART2RTS/ADC1/TIM2CH2" pad="15"/>
<connect gate="G$1" pin="PA10-USART1RX/TIM1CH3" pad="43"/>
<connect gate="G$1" pin="PA11-USART1CTS/CANRX/USBDM/TIM1CH4" pad="44"/>
<connect gate="G$1" pin="PA12-USART1RTS/CANTX/USBDP/TIM1ETR" pad="45"/>
<connect gate="G$1" pin="PA13/JTMS/SWDIO" pad="46"/>
<connect gate="G$1" pin="PA14/JTCK/SWCLK" pad="49"/>
<connect gate="G$1" pin="PA15/JTDI-TIM2CH1ETR/SPI1NSS" pad="50"/>
<connect gate="G$1" pin="PA2-USART2TX/ADC2/TIM2CH3" pad="16"/>
<connect gate="G$1" pin="PA3-USART2RX/ADC3/TIM2CH4" pad="17"/>
<connect gate="G$1" pin="PA4-SPI1NSS/ADC4/USART2CK" pad="20"/>
<connect gate="G$1" pin="PA5-SPI1SCK/ADC5" pad="21"/>
<connect gate="G$1" pin="PA6-SPI1MISO/ADC6/TIM3CH1-TIM1BKIN" pad="22"/>
<connect gate="G$1" pin="PA7-SPI1MOSI/ADC7/TIM3CH2-TIM1CH1N" pad="23"/>
<connect gate="G$1" pin="PA8-USART1CK/MCO/TIM1CH1" pad="41"/>
<connect gate="G$1" pin="PA9-USART1TX/TIM1CH2" pad="42"/>
<connect gate="G$1" pin="PB0-ADC8/TIM3CH3-TIM1CH2N" pad="26"/>
<connect gate="G$1" pin="PB1-ADC9/TIM3CH4-TIM1CH3N" pad="27"/>
<connect gate="G$1" pin="PB10-I2C2SCL/USART3TX-TIM2CH3" pad="29"/>
<connect gate="G$1" pin="PB11-I2C2SDA/USART3RX-TIM2CH4" pad="30"/>
<connect gate="G$1" pin="PB12-SPI2NSS/I2C2SMBAI/USART3CK/TIM1BKIN" pad="33"/>
<connect gate="G$1" pin="PB13-SPI2SCK/USART3CTS/TIM1CH1N" pad="34"/>
<connect gate="G$1" pin="PB14-SPI2MISO/USART3RTS/TIM1CH2N" pad="35"/>
<connect gate="G$1" pin="PB15-SPI2MOSI/TIM1CH3N" pad="36"/>
<connect gate="G$1" pin="PB2/BOOT1" pad="28"/>
<connect gate="G$1" pin="PB3/JTDO--TIM2CH2/TRACESWO/SPI1SCK" pad="55"/>
<connect gate="G$1" pin="PB4/JNTRST--TIM3CH1/SPI1MISO" pad="56"/>
<connect gate="G$1" pin="PB5-I2C1SMBAI-TIM3CH2/SPI1MOSI" pad="57"/>
<connect gate="G$1" pin="PB6-I2C1SCL/TIM4CH1-USART1TX" pad="58"/>
<connect gate="G$1" pin="PB7-I2C1SDA/TIM4CH2-USART1RX" pad="59"/>
<connect gate="G$1" pin="PB8-TIM4CH3-I2C1SCL/CANRX" pad="61"/>
<connect gate="G$1" pin="PB9-TIM4CH4-I2C1SDA/CANTX" pad="62"/>
<connect gate="G$1" pin="PC0-ADC10" pad="8"/>
<connect gate="G$1" pin="PC1-ADC11" pad="9"/>
<connect gate="G$1" pin="PC10--USART3TX" pad="51"/>
<connect gate="G$1" pin="PC11--USART3RX" pad="52"/>
<connect gate="G$1" pin="PC12--USART3CK" pad="53"/>
<connect gate="G$1" pin="PC13-TAMPER-RTC" pad="2"/>
<connect gate="G$1" pin="PC14-OSC32_IN" pad="3"/>
<connect gate="G$1" pin="PC15-OSC32_OUT" pad="4"/>
<connect gate="G$1" pin="PC2-ADC12" pad="10"/>
<connect gate="G$1" pin="PC3-ADC13" pad="11"/>
<connect gate="G$1" pin="PC4-ADC14" pad="24"/>
<connect gate="G$1" pin="PC5-ADC15" pad="25"/>
<connect gate="G$1" pin="PC6-TIM3CH1" pad="37"/>
<connect gate="G$1" pin="PC7-TIM3CH2" pad="38"/>
<connect gate="G$1" pin="PC8-TIM3CH3" pad="39"/>
<connect gate="G$1" pin="PC9-TIM3CH4" pad="40"/>
<connect gate="G$1" pin="PD0-OSC_IN-CANRX" pad="5"/>
<connect gate="G$1" pin="PD1-OSC_OUT-CANTX" pad="6"/>
<connect gate="G$1" pin="PD2-TIM3ETR" pad="54"/>
<connect gate="G$1" pin="VBAT" pad="1"/>
<connect gate="G$1" pin="VDD1" pad="32"/>
<connect gate="G$1" pin="VDD2" pad="48"/>
<connect gate="G$1" pin="VDD3" pad="64"/>
<connect gate="G$1" pin="VDD4" pad="19"/>
<connect gate="G$1" pin="VDDA" pad="13"/>
<connect gate="G$1" pin="VSS1" pad="31"/>
<connect gate="G$1" pin="VSS2" pad="47"/>
<connect gate="G$1" pin="VSS3" pad="63"/>
<connect gate="G$1" pin="VSS4" pad="18"/>
<connect gate="G$1" pin="VSSA" pad="12"/>
</connects>
<technologies>
<technology name="">
<attribute name="PARTNO" value="STM32F103RB"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="STM32F103R" prefix="U">
<description>STM32F103 Medium Density 64pin LQFP
&lt;br&gt;&lt;br&gt;
&lt;a href="http://www.st.com/st-web-ui/static/active/en/resource/technical/document/datasheet/CD00161566.pdf"&gt;Datasheet&lt;/a&gt;</description>
<gates>
<gate name="PA" symbol="STM32-PA"/>
<gate name="PB" symbol="STM32-PB"/>
<gate name="PC" symbol="STM32-PC"/>
<gate name="PD_CTL" symbol="STM32F1XX-PD-CTL"/>
<gate name="PWR" symbol="STM32F1XX-PWR"/>
</gates>
<devices>
<device name="T" package="LQFP64">
<connects>
<connect gate="PA" pin="PA0-ADC_IN0" pad="14"/>
<connect gate="PA" pin="PA1-ADC_IN1" pad="15"/>
<connect gate="PA" pin="PA10" pad="43"/>
<connect gate="PA" pin="PA11" pad="44"/>
<connect gate="PA" pin="PA12" pad="45"/>
<connect gate="PA" pin="PA13-SWDIO" pad="46"/>
<connect gate="PA" pin="PA14-SWCLK" pad="49"/>
<connect gate="PA" pin="PA15" pad="50"/>
<connect gate="PA" pin="PA2-ADC_IN2" pad="16"/>
<connect gate="PA" pin="PA3-ADC_IN3" pad="17"/>
<connect gate="PA" pin="PA4-ADC_IN4" pad="20"/>
<connect gate="PA" pin="PA5-ADC_IN5" pad="21"/>
<connect gate="PA" pin="PA6-ADC_IN6" pad="22"/>
<connect gate="PA" pin="PA7-ADC_IN7" pad="23"/>
<connect gate="PA" pin="PA8" pad="41"/>
<connect gate="PA" pin="PA9" pad="42"/>
<connect gate="PB" pin="PB0-ADC_IN8" pad="26"/>
<connect gate="PB" pin="PB1-ADC_IN9" pad="27"/>
<connect gate="PB" pin="PB10" pad="29"/>
<connect gate="PB" pin="PB11" pad="30"/>
<connect gate="PB" pin="PB12" pad="33"/>
<connect gate="PB" pin="PB13" pad="34"/>
<connect gate="PB" pin="PB14" pad="35"/>
<connect gate="PB" pin="PB15" pad="36"/>
<connect gate="PB" pin="PB2" pad="28"/>
<connect gate="PB" pin="PB3" pad="55"/>
<connect gate="PB" pin="PB4" pad="56"/>
<connect gate="PB" pin="PB5" pad="57"/>
<connect gate="PB" pin="PB6" pad="58"/>
<connect gate="PB" pin="PB7" pad="59"/>
<connect gate="PB" pin="PB8" pad="61"/>
<connect gate="PB" pin="PB9" pad="62"/>
<connect gate="PC" pin="PC0-ADC_IN10" pad="8"/>
<connect gate="PC" pin="PC1-ADC_IN11" pad="9"/>
<connect gate="PC" pin="PC10" pad="51"/>
<connect gate="PC" pin="PC11" pad="52"/>
<connect gate="PC" pin="PC12" pad="53"/>
<connect gate="PC" pin="PC13" pad="2"/>
<connect gate="PC" pin="PC14-OSC32_IN" pad="3"/>
<connect gate="PC" pin="PC15-OSC32_OUT" pad="4"/>
<connect gate="PC" pin="PC2-ADC_IN12" pad="10"/>
<connect gate="PC" pin="PC3-ADC_IN13" pad="11"/>
<connect gate="PC" pin="PC4-ADC_IN14" pad="24"/>
<connect gate="PC" pin="PC5-ADC_IN15" pad="25"/>
<connect gate="PC" pin="PC6" pad="37"/>
<connect gate="PC" pin="PC7" pad="38"/>
<connect gate="PC" pin="PC8" pad="39"/>
<connect gate="PC" pin="PC9" pad="40"/>
<connect gate="PD_CTL" pin="BOOT0" pad="60"/>
<connect gate="PD_CTL" pin="NRST" pad="7"/>
<connect gate="PD_CTL" pin="PD0" pad="5"/>
<connect gate="PD_CTL" pin="PD1" pad="6"/>
<connect gate="PD_CTL" pin="PD2" pad="54"/>
<connect gate="PWR" pin="VBAT" pad="1"/>
<connect gate="PWR" pin="VDD1" pad="32"/>
<connect gate="PWR" pin="VDD2" pad="48"/>
<connect gate="PWR" pin="VDD3" pad="64"/>
<connect gate="PWR" pin="VDD4" pad="19"/>
<connect gate="PWR" pin="VDDA" pad="13"/>
<connect gate="PWR" pin="VSS1" pad="31"/>
<connect gate="PWR" pin="VSS2" pad="47"/>
<connect gate="PWR" pin="VSS3" pad="63"/>
<connect gate="PWR" pin="VSS4" pad="18"/>
<connect gate="PWR" pin="VSSA" pad="12"/>
</connects>
<technologies>
<technology name="8">
<attribute name="FLASH" value="64K"/>
</technology>
<technology name="B">
<attribute name="FLASH" value="128K"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="ENC424J600" prefix="U">
<description>&lt;h3&gt;ENC424J600&lt;/h3&gt;
&lt;p&gt;
The ENC424J600 and ENC624J600 are stand-alone,
Fast Ethernet controllers with an industry standard
Serial Peripheral Interface (SPI) or a flexible parallel
interface. They are designed to serve as an Ethernet
network interface for any microcontroller equipped with
SPI or a standard parallel port
&lt;/p&gt;
&lt;p&gt; Not reviewed. &lt;a href ="http://ww1.microchip.com/downloads/en/DeviceDoc/39935b.pdf"&gt;Datasheet&lt;/a&gt;
&lt;/p&gt;</description>
<gates>
<gate name="ENC424J600" symbol="ENC424J600"/>
</gates>
<devices>
<device name="" package="TQFP44-0.8MM">
<connects>
<connect gate="ENC424J600" pin="!CS!/CS" pad="34"/>
<connect gate="ENC424J600" pin="!INT!/SPISEL" pad="24"/>
<connect gate="ENC424J600" pin="AD0" pad="38"/>
<connect gate="ENC424J600" pin="AD1" pad="39"/>
<connect gate="ENC424J600" pin="AD10" pad="27"/>
<connect gate="ENC424J600" pin="AD11" pad="28"/>
<connect gate="ENC424J600" pin="AD12" pad="29"/>
<connect gate="ENC424J600" pin="AD13" pad="30"/>
<connect gate="ENC424J600" pin="AD14" pad="31"/>
<connect gate="ENC424J600" pin="AD2" pad="40"/>
<connect gate="ENC424J600" pin="AD3" pad="41"/>
<connect gate="ENC424J600" pin="AD4" pad="5"/>
<connect gate="ENC424J600" pin="AD5" pad="6"/>
<connect gate="ENC424J600" pin="AD6" pad="7"/>
<connect gate="ENC424J600" pin="AD7" pad="8"/>
<connect gate="ENC424J600" pin="AD8" pad="25"/>
<connect gate="ENC424J600" pin="AD9" pad="26"/>
<connect gate="ENC424J600" pin="CLKOUT" pad="23"/>
<connect gate="ENC424J600" pin="LEDA" pad="10"/>
<connect gate="ENC424J600" pin="LEDB" pad="9"/>
<connect gate="ENC424J600" pin="OSC1" pad="3"/>
<connect gate="ENC424J600" pin="OSC2" pad="2"/>
<connect gate="ENC424J600" pin="PSPCFG0" pad="32"/>
<connect gate="ENC424J600" pin="RBIAS" pad="11"/>
<connect gate="ENC424J600" pin="SCK/AL" pad="37"/>
<connect gate="ENC424J600" pin="SI/RD/!RW" pad="36"/>
<connect gate="ENC424J600" pin="SO/WR/EN" pad="35"/>
<connect gate="ENC424J600" pin="TPIN+" pad="16"/>
<connect gate="ENC424J600" pin="TPIN-" pad="17"/>
<connect gate="ENC424J600" pin="TPOUT+" pad="20"/>
<connect gate="ENC424J600" pin="TPOUT-" pad="21"/>
<connect gate="ENC424J600" pin="VCAP" pad="43"/>
<connect gate="ENC424J600" pin="VDD" pad="44"/>
<connect gate="ENC424J600" pin="VDDOSC" pad="4"/>
<connect gate="ENC424J600" pin="VDDPLL" pad="12"/>
<connect gate="ENC424J600" pin="VDDRX" pad="15"/>
<connect gate="ENC424J600" pin="VDDTX" pad="18"/>
<connect gate="ENC424J600" pin="VSS1" pad="33"/>
<connect gate="ENC424J600" pin="VSS2" pad="42"/>
<connect gate="ENC424J600" pin="VSSOSC" pad="1"/>
<connect gate="ENC424J600" pin="VSSPLL" pad="13"/>
<connect gate="ENC424J600" pin="VSSRX" pad="14"/>
<connect gate="ENC424J600" pin="VSSTX1" pad="19"/>
<connect gate="ENC424J600" pin="VSSTX2" pad="22"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
