David Banks
|
6b67360bf3
|
R65C02: correct cycle counts of JMP (ind) and JMP (ind,x) to 6
Change-Id: I3f7659b0db8d9c6a62577cb5b17052267a0b4154
|
2021-03-13 14:19:45 +00:00 |
|
David Banks
|
c184b6466a
|
R65C02: fix warnings
Change-Id: I0578e4afcdc0817046bafe2b78fecbfe82102f05
|
2021-03-13 12:30:59 +00:00 |
|
David Banks
|
839d510af9
|
R65C02: Whitespace only
Change-Id: I19aa6962d48206dc0eb75cabfa9f230e8872822d
|
2021-03-13 11:23:31 +00:00 |
|
David Banks
|
340f7e33f9
|
65C02: Implement single cycle NOPs
Change-Id: I9e37b42dcce4ee57359e5d3298f38f2eb70663af
|
2021-03-11 19:02:10 +00:00 |
|
David Banks
|
0aa58bb25c
|
Whitespace only
Change-Id: Ie59536f97544885673000f2a383efd1a1338792b
|
2021-03-11 19:01:46 +00:00 |
|
David Banks
|
8e77183c17
|
65c02: correct value shown an PC
Change-Id: I46d7accb3d02d8018389c01f215a9ef912fb09bf
|
2019-11-04 11:36:49 +00:00 |
|
David Banks
|
568fd2906d
|
Fixed AlanD core 65C02 bugs: D was being set in IRQ/BRK; sync was inferring a latch
Change-Id: Ia7163e996c403a1caae04df10de3d7a42a91b45c
|
2015-11-11 13:07:19 +00:00 |
|
David Banks
|
eaf6f90ab6
|
ICE T65: Fixed the single stepping issue with AlanD's core (sync bug); increased CCLK rate to 25MHz
Change-Id: I226a63a10b80973001f4b0ee825dcecadaece8cb
|
2015-10-27 19:34:02 +00:00 |
|
David Banks
|
8a81b56304
|
Updated to use 65C02 core
Change-Id: Ieb458e48d3dc42cee08a9f03237271f101d105b7
|
2015-06-19 12:08:38 +01:00 |
|
David Banks
|
fc0993c9fb
|
Checked in AlanD's 65C02 core (version from CoPro65C02)
Change-Id: I856a6034b1507e320ab06cd68df31f6785c1f940
|
2015-06-19 12:07:20 +01:00 |
|