6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-25 16:31:42 +00:00
Code Issues Projects Releases Wiki Activity

Remove first draft.

Browse Source
This commit is contained in:
Thomas Harte 2021-04-02 07:39:22 -04:00
parent 294280a94e
commit 1be88a5308
1 changed files with 0 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
Processors/Z80/Z80.hpp
View File

@ -367,31 +367,6 @@ struct PartialMachineCycle {
return none;
}
/// @returns The state of the MREQ line during this partial machine cycle.
// HalfCycles *mreq_spans() const {
// return nullptr;
// switch(operation) {
// default: return LineOutput();
//
// case Operation::ReadOpcodeStart:
// case Operation::ReadStart:
// case Operation::WriteStart:
// return LineOutput(false, HalfCycles(1));
//
// case Operation::ReadOpcode:
// return LineOutput(true, HalfCycles(1));
//
// case Operation::Read:
// case Operation::Write:
// return LineOutput(true, HalfCycles(2));
//
// case Operation::ReadOpcodeWait:
// case Operation::ReadWait:
// case Operation::WriteWait:
// return LineOutput(true);
// }
// }
PartialMachineCycle(const PartialMachineCycle &rhs) noexcept;
PartialMachineCycle(Operation operation, HalfCycles length, uint16_t *address, uint8_t *value, bool was_requested) noexcept;
PartialMachineCycle() noexcept;