6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-05 10:28:58 +00:00
Code Issues Projects Releases Wiki Activity

Completed bridge interface.

Browse Source
This commit is contained in:
Thomas Harte 2016-06-20 21:07:01 -04:00
parent fe17d1778c
commit 25a5455d33
1 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
OSBindings/Mac/Clock SignalTests/MOS6532Bridge.mm
View File

@ -10,6 +10,12 @@
#include "6532.hpp"
class VanillaRIOT: public MOS::MOS6532<VanillaRIOT> {
public:
uint8_t get_port_input(int port)
{
return input[port];
}
uint8_t input[2];
};
@implementation MOS6532Bridge
@ -37,4 +43,14 @@ class VanillaRIOT: public MOS::MOS6532<VanillaRIOT> {
return _riot.get_inerrupt_line();
}
- (void)setPortAInput:(uint8_t)portAInput
{
_riot.input[0] = _portAInput = portAInput;
}
- (void)setPortBInput:(uint8_t)portBInput
{
_riot.input[1] = _portBInput = portBInput;
}
@end