6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-08-13 15:25:56 +00:00
Code Issues Projects Releases Wiki Activity

Fixed: BC2 is always implicitly set. The machine is now periodically checking the AY's register 14 (i.e. the first input port), so probably there's enough here now to implement keyboard input.

Browse Source
This commit is contained in:
Thomas Harte
2017-08-01 17:05:11 -04:00
parent cb732e5d5f
commit 3b292273c7
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
Machines/AmstradCPC/AmstradCPC.cpp
View File

@@ -264,7 +264,8 @@ class i8255PortHandler : public Intel::i8255::PortHandler {
ay_->set_control_lines( ay_->set_control_lines(
(GI::AY38910::ControlLines)( (GI::AY38910::ControlLines)(
((value & 0x80) ? GI::AY38910::BCDIR : 0) | ((value & 0x80) ? GI::AY38910::BCDIR : 0) |
((value & 0x40) ? GI::AY38910::BC1 : 0) ((value & 0x40) ? GI::AY38910::BC1 : 0) |
GI::AY38910::BC2
)); ));
break; break;
} }