6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-08-05 08:26:28 +00:00
Code Issues Projects Releases Wiki Activity

The ACIA now receives bits.

Browse Source
This commit is contained in:
Thomas Harte
2019-10-20 23:34:30 -04:00
parent 83d73fb088
commit 4134463094
3 changed files with 10 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Components/6850/6850.cpp
View File

@@ -89,6 +89,7 @@ void ACIA::write(int address, uint8_t value) {
transmit.write(false);
break;
}
receive.set_read_delegate(this, Storage::Time(divider_ * 2, receive_clock_rate_.as_int()));
receive_interrupt_enabled_ = value & 0x80;
}
}
@@ -174,3 +175,8 @@ ClockingHint::Preference ACIA::preferred_clocking() {
bool ACIA::get_interrupt_line() const {
return interrupt_request_;
}
bool ACIA::serial_line_did_produce_bit(Serial::Line *line, int bit) {
// TODO: how does this affect signalling?
return false;
}