6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-03-11 04:42:20 +00:00
Code Issues Projects Releases Wiki Activity

Start in mode 7, reallow interlaced modes.

Browse Source
This commit is contained in:
Thomas Harte
2025-09-23 14:45:32 -04:00
parent 0c42976312
commit 539b0e49d4
2 changed files with 8 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
Components/6845/CRTC6845.hpp
View File

@@ -112,13 +112,11 @@ public:
case 6: layout_.vertical.displayed = value & 0x7f; break;
case 7: layout_.vertical.start_sync = value & 0x7f; break;
case 8:
// TODO: an error elsewhere appears to cause modes other than InterlaceMode::Off never to hit
// vertical sync.
// switch(value & 3) {
// default: layout_.interlace_mode_ = InterlaceMode::Off; break;
// case 0b01: layout_.interlace_mode_ = InterlaceMode::Sync; break;
// case 0b11: layout_.interlace_mode_ = InterlaceMode::SyncAndVideo; break;
// }
switch(value & 3) {
default: layout_.interlace_mode_ = InterlaceMode::Off; break;
case 0b01: layout_.interlace_mode_ = InterlaceMode::Sync; break;
case 0b11: layout_.interlace_mode_ = InterlaceMode::SyncAndVideo; break;
}
// Per CPC documentation, skew doesn't work on a "type 1 or 2", i.e. an MC6845 or a UM6845R.
if(personality != Personality::UM6845R && personality != Personality::MC6845) {

6
Machines/Acorn/BBCMicro/BBCMicro.cpp
View File

@@ -120,9 +120,9 @@ struct SystemVIAPortHandler: public MOS::MOS6522::IRQDelegatePortHandler {
audio_(audio), video_base_(video_base), via_(via)
{
// Set initial mode to mode 0.
set_key(7, true);
set_key(8, true);
set_key(9, true);
// set_key(7, true);
// set_key(8, true);
// set_key(9, true);
}
// CA2: key pressed;