6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-04-04 13:31:26 +00:00
Code Issues Projects Releases Wiki Activity

Implements a few more MOVE variants, plus MOVEA.

Browse Source
This commit is contained in:
Thomas Harte 2019-03-17 14:34:16 -04:00
parent c3ebbfb10e
commit 53b3d9cf9d
3 changed files with 48 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
Processors/68000/Implementation/68000Implementation.hpp
View File

@ -161,6 +161,11 @@ template <class T, bool dtack_is_implicit> void Processor<T, dtack_is_implicit>:
active_program_->source->full -= 4;
active_program_->destination->full -= 4;
break;
case MicroOp::Action::SignExtendDestinationWord:
active_program_->destination->halves.high.full =
(active_program_->destination->halves.low.full & 0x8000) ? 0xffff : 0x0000;
break;
}
// If we've got to a micro-op that includes bus steps, break out of this loop.

48
Processors/68000/Implementation/68000Storage.cpp
View File

@ -295,19 +295,53 @@ struct ProcessorStorageConstructor {
const int destination_mode = (instruction >> 6) & 7;
const int destination_register = (instruction >> 9) & 7;
if(!source_mode) {
storage_.instructions[instruction].source = &storage_.data_[source_register];
switch(source_mode) {
case 0: // Dn
storage_.instructions[instruction].source = &storage_.data_[source_register];
break;
case 1: // An
storage_.instructions[instruction].source = &storage_.address_[source_register];
break;
default: // (An), (An)+, -(An), (d16, An), (d8, An Xn), (xxx).W, (xxx).L
storage_.instructions[instruction].source = &storage_.bus_data_[0];
break;
}
if(!destination_mode) {
storage_.instructions[instruction].destination = &storage_.data_[destination_register];
}
// TODO: all other types of mode.
if(!destination_mode && !source_mode) {
storage_.all_micro_ops_.emplace_back(Action::PerformOperation, &arbitrary_base + assemble_program("np"));
storage_.all_micro_ops_.emplace_back();
} else {
const bool is_byte_access = mapping.operation == Operation::MOVEb;
const int both_modes = (source_mode << 4) | destination_mode;
switch(both_modes) {
case 0x00: // MOVE Ds, Dd
case 0x10: // MOVE As, Dd
storage_.all_micro_ops_.emplace_back(Action::PerformOperation, &arbitrary_base + assemble_program("np"));
storage_.all_micro_ops_.emplace_back();
break;
case 0x01: // MOVEA Ds, Ad
if(is_byte_access) continue;
storage_.all_micro_ops_.emplace_back(Action::PerformOperation, &arbitrary_base + assemble_program("np"));
storage_.all_micro_ops_.emplace_back(
(mapping.operation == Operation::MOVEw) ? Action::SignExtendDestinationWord : Action::None
);
break;
case 0x20: // MOVE (As), Dd
if(mapping.operation == Operation::MOVEl) {
continue;
} else {
storage_.all_micro_ops_.emplace_back(Action::None, &arbitrary_base + assemble_program("nr np", { &storage_.address_[source_register].full }, !is_byte_access));
storage_.all_micro_ops_.emplace_back(Action::PerformOperation);
}
break;
default:
// TODO: all other types of mode.
continue;
}
} break;

2
Processors/68000/Implementation/68000Storage.hpp
View File

@ -99,6 +99,8 @@ class ProcessorStorage {
PredecrementSourceAndDestination1,
PredecrementSourceAndDestination2,
PredecrementSourceAndDestination4,
SignExtendDestinationWord,
} action = Action::None;
BusStep *bus_program = nullptr;