6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-02-18 01:30:56 +00:00
Code Issues Projects Releases Wiki Activity

Adds comment to avoid potential future error.

Browse Source
This commit is contained in:
Thomas Harte 2021-07-22 22:00:33 -04:00
parent 87d2fc1491
commit 69d62560b4
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Processors/68000/68000.hpp
View File

@ -65,6 +65,8 @@ struct Microcycle {
/// If set, indicates a read. Otherwise, a write. /// If set, indicates a read. Otherwise, a write.
static constexpr OperationT Read = 1 << 2; static constexpr OperationT Read = 1 << 2;
// Two-bit gap deliberately left here for PermitRead/Write below.
/// A NewAddress cycle is one in which the address strobe is initially low but becomes high; /// A NewAddress cycle is one in which the address strobe is initially low but becomes high;
/// this correlates to states 0 to 5 of a standard read/write cycle. /// this correlates to states 0 to 5 of a standard read/write cycle.
static constexpr OperationT NewAddress = 1 << 5; static constexpr OperationT NewAddress = 1 << 5;