6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-04-06 10:38:16 +00:00
Code Issues Projects Releases Wiki Activity

Add proper arguments for Bcc, BRA, BSR.

Browse Source
This commit is contained in:
Thomas Harte 2022-04-21 16:10:21 -04:00
parent b4bb7cdaf9
commit 768f47198f
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
Processors/68000/Implementation/68000Storage.cpp
View File

@ -1119,6 +1119,13 @@ struct ProcessorStorageConstructor {
case Quick:
if(operation_ == Operation::MOVEq) {
sprintf(tbuf, "%d", int8_t(opcode_));
} else if(operation_ == Operation::Bcc || operation_ == Operation::BRA) {
const int8_t val = int8_t(opcode_);
if(!val) {
return "#";
} else {
sprintf(tbuf, "%d", val);
}
} else {
const auto val = ((opcode_ >> 9)&7);
sprintf(tbuf, "%d", val ? val : 8);
@ -2077,7 +2084,7 @@ struct ProcessorStorageConstructor {
// This decoder actually decodes nothing; it just schedules a PerformOperation followed by an empty step.
case Decoder::Bcc_BSR: {
const int condition = (instruction >> 8) & 0xf;
dumper.set_source(Imm);
dumper.set_source(Quick);
if(condition == 1) {
// This is BSR, which is unconditional and means pushing a return address to the stack first.
@ -2093,7 +2100,7 @@ struct ProcessorStorageConstructor {
// A little artificial, there's nothing really to decode for BRA.
case Decoder::BRA: {
op(Action::PerformOperation, seq("n np np"));
dumper.set_source(Imm);
dumper.set_source(Quick);
} break;
// Decodes a BTST, potential mutating the operation into a BTSTl,