6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-23 20:29:42 +00:00
Code Issues Projects Releases Wiki Activity

Resolvws out-of-order initialisation within the C1540.

Browse Source
This commit is contained in:
Thomas Harte 2017-11-11 12:35:51 -05:00
parent 7adc25694a
commit 792cbb1536
2 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Machines/Commodore/1540/Implementation/C1540.cpp
View File

@ -151,8 +151,7 @@ void MachineBase::drive_via_did_set_data_density(void *driveVIA, int density) {
#pragma mark - SerialPortVIA
SerialPortVIA::SerialPortVIA(MOS::MOS6522::MOS6522<SerialPortVIA> &via) :
port_b_(0x00), attention_acknowledge_level_(false), attention_level_input_(true), data_level_output_(false), via_(via) {}
SerialPortVIA::SerialPortVIA(MOS::MOS6522::MOS6522<SerialPortVIA> &via) : via_(via) {}
uint8_t SerialPortVIA::get_port_input(MOS::MOS6522::Port port) {
if(port) return port_b_;

6
Machines/Commodore/1540/Implementation/C1540Base.hpp
View File

@ -49,9 +49,11 @@ class SerialPortVIA: public MOS::MOS6522::IRQDelegatePortHandler {
private:
MOS::MOS6522::MOS6522<SerialPortVIA> &via_;
uint8_t port_b_;
uint8_t port_b_ = 0x0;
std::weak_ptr<::Commodore::Serial::Port> serial_port_;
bool attention_acknowledge_level_, attention_level_input_, data_level_output_;
bool attention_acknowledge_level_ = false;
bool attention_level_input_ = true;
bool data_level_output_ = false;
void update_data_line();
};