6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-22 14:30:29 +00:00
Code Issues Projects Releases Wiki Activity

Corrects data line loading.

Browse Source 
Also adds some extra temporary logging. Outstanding question: why is ATN not being signalled? Is SEL enough?
This commit is contained in:
Thomas Harte 2019-08-17 21:30:59 -04:00
parent 9047932b81
commit 7e001c1d03
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
Components/5380/SCSI.cpp
View File

@ -17,6 +17,7 @@ size_t Bus::add_device() {
}
void Bus::set_device_output(size_t device, BusState output) {
printf("%08x output\n", output);
device_states_[device] = output;
state_is_valid_ = false;
}

4
Components/5380/ncr5380.cpp
View File

@ -97,9 +97,9 @@ void NCR5380::write(int address, uint8_t value) {
// Data is output only if the data bus is asserted.
if(assert_data_bus_) {
bus_output_ &= data_bus_;
bus_output_ |= data_bus_;
} else {
bus_output_ |= SCSI::Line::Data;
bus_output_ &= ~SCSI::Line::Data;
}
// In test mode, still nothing is output. Otherwise throw out