6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-09-29 16:55:59 +00:00
Code Issues Projects Releases Wiki Activity

Fixed signedness of index.

Browse Source
This commit is contained in:
Thomas Harte 2017-07-21 21:21:01 -04:00
parent 9b72c445a7
commit aaa60dab12
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Components/AY38910/AY38910.cpp
View File

@ -76,7 +76,7 @@ void AY38910::set_clock_rate(double clock_rate) {
}
void AY38910::get_samples(unsigned int number_of_samples, int16_t *target) {
int c = 0;
unsigned int c = 0;
while((master_divider_&7) && c < number_of_samples) {
target[c] = output_volume_;
master_divider_++;